]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/arm/cpu/pxa/cpu.c
arm: Move cpu/$CPU to arch/arm/cpu/$CPU
[people/ms/u-boot.git] / arch / arm / cpu / pxa / cpu.c
CommitLineData
11a72d9f
WD
1/*
2 * (C) Copyright 2002
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 *
6 * (C) Copyright 2002
7 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
8 * Alex Zuepke <azu@sysgo.de>
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29/*
30 * CPU specific code
31 */
32
33#include <common.h>
34#include <command.h>
71f95118 35#include <asm/arch/pxa-regs.h>
677e62f4 36#include <asm/system.h>
11a72d9f 37
b3acb6cd
JCPV
38static void cache_flush(void);
39
11a72d9f
WD
40int cleanup_before_linux (void)
41{
42 /*
43 * this function is called just before we call linux
44 * it prepares the processor for linux
45 *
46 * just disable everything that can disturb booting linux
47 */
48
11a72d9f
WD
49 disable_interrupts ();
50
51 /* turn off I-cache */
b3acb6cd
JCPV
52 icache_disable();
53 dcache_disable();
11a72d9f
WD
54
55 /* flush I-cache */
b3acb6cd 56 cache_flush();
11a72d9f
WD
57
58 return (0);
59}
60
b3acb6cd
JCPV
61/* flush I/D-cache */
62static void cache_flush (void)
677e62f4 63{
b3acb6cd 64 unsigned long i = 0;
11a72d9f 65
b3acb6cd 66 asm ("mcr p15, 0, %0, c7, c5, 0": :"r" (i));
11a72d9f 67}
71f95118 68