]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/arm/mach-omap2/utils.c
omap-common: fastboot: extend cpu type for DRA71x rev 2.1
[people/ms/u-boot.git] / arch / arm / mach-omap2 / utils.c
CommitLineData
095aea29
A
1/*
2 * Copyright 2011 Linaro Limited
3 * Aneesh V <aneesh@ti.com>
4 *
1a459660 5 * SPDX-License-Identifier: GPL-2.0+
095aea29
A
6 */
7#include <common.h>
5d982856 8#include <asm/setup.h>
8a0c6d6f 9#include <asm/arch/sys_proto.h>
095aea29
A
10static void do_cancel_out(u32 *num, u32 *den, u32 factor)
11{
12 while (1) {
13 if (((*num)/factor*factor == (*num)) &&
14 ((*den)/factor*factor == (*den))) {
15 (*num) /= factor;
16 (*den) /= factor;
17 } else
18 break;
19 }
20}
21
fa24eca1
SP
22#ifdef CONFIG_FASTBOOT_FLASH
23static void omap_set_fastboot_cpu(void)
24{
25 char *cpu;
26 u32 cpu_rev = omap_revision();
27
28 switch (cpu_rev) {
29 case DRA752_ES1_0:
30 case DRA752_ES1_1:
31 case DRA752_ES2_0:
32 cpu = "DRA752";
33 break;
34 case DRA722_ES1_0:
35 case DRA722_ES2_0:
b6df9359 36 case DRA722_ES2_1:
fa24eca1
SP
37 cpu = "DRA722";
38 break;
39 default:
40 cpu = NULL;
41 printf("Warning: fastboot.cpu: unknown CPU rev: %u\n", cpu_rev);
42 }
43
382bee57 44 env_set("fastboot.cpu", cpu);
fa24eca1
SP
45}
46
47static void omap_set_fastboot_secure(void)
48{
49 const char *secure;
50 u32 dev = get_device_type();
51
52 switch (dev) {
53 case EMU_DEVICE:
54 secure = "EMU";
55 break;
56 case HS_DEVICE:
57 secure = "HS";
58 break;
59 case GP_DEVICE:
60 secure = "GP";
61 break;
62 default:
63 secure = NULL;
64 printf("Warning: fastboot.secure: unknown CPU sec: %u\n", dev);
65 }
66
382bee57 67 env_set("fastboot.secure", secure);
fa24eca1
SP
68}
69
70static void omap_set_fastboot_board_rev(void)
71{
72 const char *board_rev;
73
00caae6d 74 board_rev = env_get("board_rev");
fa24eca1
SP
75 if (board_rev == NULL)
76 printf("Warning: fastboot.board_rev: unknown board revision\n");
77
382bee57 78 env_set("fastboot.board_rev", board_rev);
fa24eca1
SP
79}
80
81#ifdef CONFIG_FASTBOOT_FLASH_MMC_DEV
82static u32 omap_mmc_get_part_size(const char *part)
83{
84 int res;
85 struct blk_desc *dev_desc;
86 disk_partition_t info;
87 u64 sz = 0;
88
89 dev_desc = blk_get_dev("mmc", CONFIG_FASTBOOT_FLASH_MMC_DEV);
90 if (!dev_desc || dev_desc->type == DEV_TYPE_UNKNOWN) {
9b643e31 91 pr_err("invalid mmc device\n");
fa24eca1
SP
92 return 0;
93 }
94
26857766
SP
95 /* Check only for EFI (GPT) partition table */
96 res = part_get_info_by_name_type(dev_desc, part, &info, PART_TYPE_EFI);
19d141a0 97 if (res < 0)
fa24eca1 98 return 0;
fa24eca1
SP
99
100 /* Calculate size in bytes */
101 sz = (info.size * (u64)info.blksz);
102 /* to KiB */
103 sz >>= 10;
104
105 return (u32)sz;
106}
107
108static void omap_set_fastboot_userdata_size(void)
109{
110 char buf[16];
111 u32 sz_kb;
112
113 sz_kb = omap_mmc_get_part_size("userdata");
19d141a0
SP
114 if (sz_kb == 0)
115 return; /* probably it's not Android partition table */
fa24eca1 116
19d141a0 117 sprintf(buf, "%u", sz_kb);
382bee57 118 env_set("fastboot.userdata_size", buf);
fa24eca1
SP
119}
120#else
121static inline void omap_set_fastboot_userdata_size(void)
122{
123}
124#endif /* CONFIG_FASTBOOT_FLASH_MMC_DEV */
125void omap_set_fastboot_vars(void)
126{
127 omap_set_fastboot_cpu();
128 omap_set_fastboot_secure();
129 omap_set_fastboot_board_rev();
130 omap_set_fastboot_userdata_size();
131}
132#endif /* CONFIG_FASTBOOT_FLASH */
133
095aea29
A
134/*
135 * Cancel out the denominator and numerator of a fraction
136 * to get smaller numerator and denominator.
137 */
138void cancel_out(u32 *num, u32 *den, u32 den_limit)
139{
140 do_cancel_out(num, den, 2);
141 do_cancel_out(num, den, 3);
142 do_cancel_out(num, den, 5);
143 do_cancel_out(num, den, 7);
144 do_cancel_out(num, den, 11);
145 do_cancel_out(num, den, 13);
146 do_cancel_out(num, den, 17);
147 while ((*den) > den_limit) {
148 *num /= 2;
149 /*
150 * Round up the denominator so that the final fraction
151 * (num/den) is always <= the desired value
152 */
153 *den = (*den + 1) / 2;
154 }
155}
8a0c6d6f 156
72931b15
PK
157__weak void omap_die_id(unsigned int *die_id)
158{
159 die_id[0] = die_id[1] = die_id[2] = die_id[3] = 0;
160}
161
07815eb9 162void omap_die_id_serial(void)
8a0c6d6f 163{
07815eb9
PK
164 unsigned int die_id[4] = { 0 };
165 char serial_string[17] = { 0 };
8a0c6d6f 166
07815eb9 167 omap_die_id((unsigned int *)&die_id);
8a0c6d6f 168
00caae6d 169 if (!env_get("serial#")) {
07815eb9
PK
170 snprintf(serial_string, sizeof(serial_string),
171 "%08x%08x", die_id[0], die_id[3]);
172
382bee57 173 env_set("serial#", serial_string);
8a0c6d6f
NM
174 }
175}
f12467d1 176
2da87ab3
PK
177void omap_die_id_get_board_serial(struct tag_serialnr *serialnr)
178{
179 char *serial_string;
180 unsigned long long serial;
181
00caae6d 182 serial_string = env_get("serial#");
2da87ab3
PK
183
184 if (serial_string) {
185 serial = simple_strtoull(serial_string, NULL, 16);
186
187 serialnr->high = (unsigned int) (serial >> 32);
188 serialnr->low = (unsigned int) (serial & 0xffffffff);
189 } else {
190 serialnr->high = 0;
191 serialnr->low = 0;
192 }
193}
194
07815eb9 195void omap_die_id_usbethaddr(void)
f12467d1 196{
07815eb9
PK
197 unsigned int die_id[4] = { 0 };
198 unsigned char mac[6] = { 0 };
f12467d1 199
07815eb9
PK
200 omap_die_id((unsigned int *)&die_id);
201
00caae6d 202 if (!env_get("usbethaddr")) {
07815eb9
PK
203 /*
204 * Create a fake MAC address from the processor ID code.
205 * First byte is 0x02 to signify locally administered.
206 */
207 mac[0] = 0x02;
208 mac[1] = die_id[3] & 0xff;
209 mac[2] = die_id[2] & 0xff;
210 mac[3] = die_id[1] & 0xff;
211 mac[4] = die_id[0] & 0xff;
212 mac[5] = (die_id[0] >> 8) & 0xff;
213
fd1e959e 214 eth_env_set_enetaddr("usbethaddr", mac);
f12467d1
DK
215 }
216}
679f82c3
PK
217
218void omap_die_id_display(void)
219{
220 unsigned int die_id[4] = { 0 };
221
222 omap_die_id(die_id);
223
e22455f0
LM
224 printf("OMAP die ID: %08x%08x%08x%08x\n", die_id[3], die_id[2],
225 die_id[1], die_id[0]);
679f82c3 226}