]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - bfd/elf32-nds32.c
ARM process record: median instructions
[thirdparty/binutils-gdb.git] / bfd / elf32-nds32.c
CommitLineData
35c08157 1/* NDS32-specific support for 32-bit ELF.
6f2750fe 2 Copyright (C) 2012-2016 Free Software Foundation, Inc.
35c08157
KLC
3 Contributed by Andes Technology Corporation.
4
5 This file is part of BFD, the Binary File Descriptor library.
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 3 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; if not, write to the Free Software
19 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA
1c8f6a4d 20 02110-1301, USA. */
35c08157
KLC
21
22
23#include "sysdep.h"
24#include "bfd.h"
25#include "bfd_stdint.h"
26#include "bfdlink.h"
27#include "libbfd.h"
28#include "elf-bfd.h"
29#include "libiberty.h"
30#include "bfd_stdint.h"
31#include "elf/nds32.h"
32#include "opcode/nds32.h"
33#include "elf32-nds32.h"
34#include "opcode/cgen.h"
35#include "../opcodes/nds32-opc.h"
36
37/* Relocation HOWTO functions. */
38static bfd_reloc_status_type nds32_elf_ignore_reloc
39 (bfd *, arelent *, asymbol *, void *, asection *, bfd *, char **);
40static bfd_reloc_status_type nds32_elf_9_pcrel_reloc
41 (bfd *, arelent *, asymbol *, void *, asection *, bfd *, char **);
42static bfd_reloc_status_type nds32_elf_hi20_reloc
43 (bfd *, arelent *, asymbol *, void *,
44 asection *, bfd *, char **);
45static bfd_reloc_status_type nds32_elf_lo12_reloc
46 (bfd *, arelent *, asymbol *, void *,
47 asection *, bfd *, char **);
48static bfd_reloc_status_type nds32_elf_generic_reloc
49 (bfd *, arelent *, asymbol *, void *,
50 asection *, bfd *, char **);
51static bfd_reloc_status_type nds32_elf_sda15_reloc
52 (bfd *, arelent *, asymbol *, void *,
53 asection *, bfd *, char **);
54
55/* Helper functions for HOWTO. */
56static bfd_reloc_status_type nds32_elf_do_9_pcrel_reloc
57 (bfd *, reloc_howto_type *, asection *, bfd_byte *, bfd_vma,
58 asection *, bfd_vma, bfd_vma);
59static void nds32_elf_relocate_hi20
60 (bfd *, int, Elf_Internal_Rela *, Elf_Internal_Rela *, bfd_byte *, bfd_vma);
61static reloc_howto_type *bfd_elf32_bfd_reloc_type_table_lookup
62 (enum elf_nds32_reloc_type);
63static reloc_howto_type *bfd_elf32_bfd_reloc_type_lookup
64 (bfd *, bfd_reloc_code_real_type);
65
66/* Target hooks. */
67static void nds32_info_to_howto_rel
68 (bfd *, arelent *, Elf_Internal_Rela *dst);
69static void nds32_info_to_howto
70 (bfd *, arelent *, Elf_Internal_Rela *dst);
71static bfd_boolean nds32_elf_add_symbol_hook
72 (bfd *, struct bfd_link_info *, Elf_Internal_Sym *, const char **,
73 flagword *, asection **, bfd_vma *);
74static bfd_boolean nds32_elf_relocate_section
75 (bfd *, struct bfd_link_info *, bfd *, asection *, bfd_byte *,
76 Elf_Internal_Rela *, Elf_Internal_Sym *, asection **);
77static bfd_boolean nds32_elf_object_p (bfd *);
78static void nds32_elf_final_write_processing (bfd *, bfd_boolean);
79static bfd_boolean nds32_elf_set_private_flags (bfd *, flagword);
80static bfd_boolean nds32_elf_merge_private_bfd_data (bfd *, bfd *);
81static bfd_boolean nds32_elf_print_private_bfd_data (bfd *, void *);
82static bfd_boolean nds32_elf_gc_sweep_hook
83 (bfd *, struct bfd_link_info *, asection *, const Elf_Internal_Rela *);
84static bfd_boolean nds32_elf_check_relocs
85 (bfd *, struct bfd_link_info *, asection *, const Elf_Internal_Rela *);
86static asection *nds32_elf_gc_mark_hook
87 (asection *, struct bfd_link_info *, Elf_Internal_Rela *,
88 struct elf_link_hash_entry *, Elf_Internal_Sym *);
89static bfd_boolean nds32_elf_adjust_dynamic_symbol
90 (struct bfd_link_info *, struct elf_link_hash_entry *);
91static bfd_boolean nds32_elf_size_dynamic_sections
92 (bfd *, struct bfd_link_info *);
93static bfd_boolean nds32_elf_create_dynamic_sections
94 (bfd *, struct bfd_link_info *);
95static bfd_boolean nds32_elf_finish_dynamic_sections
96 (bfd *, struct bfd_link_info *info);
97static bfd_boolean nds32_elf_finish_dynamic_symbol
98 (bfd *, struct bfd_link_info *, struct elf_link_hash_entry *,
99 Elf_Internal_Sym *);
1c8f6a4d 100static bfd_boolean nds32_elf_mkobject (bfd *);
35c08157
KLC
101
102/* Nds32 helper functions. */
103static bfd_reloc_status_type nds32_elf_final_sda_base
104 (bfd *, struct bfd_link_info *, bfd_vma *, bfd_boolean);
105static bfd_boolean allocate_dynrelocs (struct elf_link_hash_entry *, void *);
106static bfd_boolean readonly_dynrelocs (struct elf_link_hash_entry *, void *);
107static Elf_Internal_Rela *find_relocs_at_address
108 (Elf_Internal_Rela *, Elf_Internal_Rela *,
109 Elf_Internal_Rela *, enum elf_nds32_reloc_type);
110static bfd_vma calculate_memory_address
0c4bd9d9
KLC
111(bfd *, Elf_Internal_Rela *, Elf_Internal_Sym *, Elf_Internal_Shdr *);
112static int nds32_get_section_contents (bfd *, asection *,
113 bfd_byte **, bfd_boolean);
35c08157 114static bfd_boolean nds32_elf_ex9_build_hash_table
0c4bd9d9 115(bfd *, asection *, struct bfd_link_info *);
1c8f6a4d
KLC
116static bfd_boolean nds32_elf_ex9_itb_base (struct bfd_link_info *);
117static void nds32_elf_ex9_import_table (struct bfd_link_info *);
118static void nds32_elf_ex9_finish (struct bfd_link_info *);
119static void nds32_elf_ex9_reloc_jmp (struct bfd_link_info *);
35c08157 120static void nds32_elf_get_insn_with_reg
1c8f6a4d 121 (Elf_Internal_Rela *, uint32_t, uint32_t *);
35c08157
KLC
122static int nds32_get_local_syms (bfd *, asection *ATTRIBUTE_UNUSED,
123 Elf_Internal_Sym **);
124static bfd_boolean nds32_elf_ex9_replace_instruction
125 (struct bfd_link_info *, bfd *, asection *);
126static bfd_boolean nds32_elf_ifc_calc (struct bfd_link_info *, bfd *,
127 asection *);
1c8f6a4d 128static bfd_boolean nds32_elf_ifc_finish (struct bfd_link_info *);
35c08157 129static bfd_boolean nds32_elf_ifc_replace (struct bfd_link_info *);
1c8f6a4d 130static bfd_boolean nds32_elf_ifc_reloc (void);
35c08157
KLC
131static bfd_boolean nds32_relax_fp_as_gp
132 (struct bfd_link_info *link_info, bfd *abfd, asection *sec,
133 Elf_Internal_Rela *internal_relocs, Elf_Internal_Rela *irelend,
134 Elf_Internal_Sym *isymbuf);
135static bfd_boolean nds32_fag_remove_unused_fpbase
136 (bfd *abfd, asection *sec, Elf_Internal_Rela *internal_relocs,
137 Elf_Internal_Rela *irelend);
1c8f6a4d
KLC
138static bfd_byte *
139nds32_elf_get_relocated_section_contents (bfd *abfd,
140 struct bfd_link_info *link_info,
141 struct bfd_link_order *link_order,
142 bfd_byte *data,
143 bfd_boolean relocatable,
144 asymbol **symbols);
35c08157
KLC
145
146enum
147{
148 MACH_V1 = bfd_mach_n1h,
149 MACH_V2 = bfd_mach_n1h_v2,
150 MACH_V3 = bfd_mach_n1h_v3,
151 MACH_V3M = bfd_mach_n1h_v3m
152};
153
154#define MIN(a, b) ((a) > (b) ? (b) : (a))
155#define MAX(a, b) ((a) > (b) ? (a) : (b))
156
157/* The name of the dynamic interpreter. This is put in the .interp
158 section. */
159#define ELF_DYNAMIC_INTERPRETER "/usr/lib/ld.so.1"
160
161/* The nop opcode we use. */
162#define NDS32_NOP32 0x40000009
163#define NDS32_NOP16 0x9200
164
165/* The size in bytes of an entry in the procedure linkage table. */
166#define PLT_ENTRY_SIZE 24
167#define PLT_HEADER_SIZE 24
168
169/* The first entry in a procedure linkage table are reserved,
170 and the initial contents are unimportant (we zero them out).
171 Subsequent entries look like this. */
172#define PLT0_ENTRY_WORD0 0x46f00000 /* sethi r15, HI20(.got+4) */
173#define PLT0_ENTRY_WORD1 0x58f78000 /* ori r15, r25, LO12(.got+4) */
174#define PLT0_ENTRY_WORD2 0x05178000 /* lwi r17, [r15+0] */
175#define PLT0_ENTRY_WORD3 0x04f78001 /* lwi r15, [r15+4] */
176#define PLT0_ENTRY_WORD4 0x4a003c00 /* jr r15 */
177
178/* $ta is change to $r15 (from $r25). */
179#define PLT0_PIC_ENTRY_WORD0 0x46f00000 /* sethi r15, HI20(got[1]@GOT) */
180#define PLT0_PIC_ENTRY_WORD1 0x58f78000 /* ori r15, r15, LO12(got[1]@GOT) */
181#define PLT0_PIC_ENTRY_WORD2 0x40f7f400 /* add r15, gp, r15 */
182#define PLT0_PIC_ENTRY_WORD3 0x05178000 /* lwi r17, [r15+0] */
183#define PLT0_PIC_ENTRY_WORD4 0x04f78001 /* lwi r15, [r15+4] */
184#define PLT0_PIC_ENTRY_WORD5 0x4a003c00 /* jr r15 */
185
186#define PLT_ENTRY_WORD0 0x46f00000 /* sethi r15, HI20(&got[n+3]) */
187#define PLT_ENTRY_WORD1 0x04f78000 /* lwi r15, r15, LO12(&got[n+3]) */
188#define PLT_ENTRY_WORD2 0x4a003c00 /* jr r15 */
189#define PLT_ENTRY_WORD3 0x45000000 /* movi r16, sizeof(RELA) * n */
190#define PLT_ENTRY_WORD4 0x48000000 /* j .plt0. */
191
192#define PLT_PIC_ENTRY_WORD0 0x46f00000 /* sethi r15, HI20(got[n+3]@GOT) */
193#define PLT_PIC_ENTRY_WORD1 0x58f78000 /* ori r15, r15, LO12(got[n+3]@GOT) */
194#define PLT_PIC_ENTRY_WORD2 0x38febc02 /* lw r15, [gp+r15] */
195#define PLT_PIC_ENTRY_WORD3 0x4a003c00 /* jr r15 */
196#define PLT_PIC_ENTRY_WORD4 0x45000000 /* movi r16, sizeof(RELA) * n */
197#define PLT_PIC_ENTRY_WORD5 0x48000000 /* j .plt0 */
198
1c8f6a4d
KLC
199/* These are macros used to get the relocation accurate value. */
200#define ACCURATE_8BIT_S1 (0x100)
201#define ACCURATE_U9BIT_S1 (0x400)
202#define ACCURATE_12BIT_S1 (0x2000)
203#define ACCURATE_14BIT_S1 (0x4000)
204#define ACCURATE_19BIT (0x40000)
205
206/* These are macros used to get the relocation conservative value. */
207#define CONSERVATIVE_8BIT_S1 (0x100 - 4)
208#define CONSERVATIVE_14BIT_S1 (0x4000 - 4)
209#define CONSERVATIVE_16BIT_S1 (0x10000 - 4)
210#define CONSERVATIVE_24BIT_S1 (0x1000000 - 4)
211/* These must be more conservative because the address may be in
212 different segment. */
213#define CONSERVATIVE_15BIT (0x4000 - 0x1000)
214#define CONSERVATIVE_15BIT_S1 (0x8000 - 0x1000)
215#define CONSERVATIVE_15BIT_S2 (0x10000 - 0x1000)
216#define CONSERVATIVE_19BIT (0x40000 - 0x1000)
217#define CONSERVATIVE_20BIT (0x80000 - 0x1000)
218
35c08157
KLC
219/* Size of small data/bss sections, used to calculate SDA_BASE. */
220static long got_size = 0;
221static int is_SDA_BASE_set = 0;
222static int is_ITB_BASE_set = 0;
223
35c08157
KLC
224/* Convert ELF-VER in eflags to string for debugging purpose. */
225static const char *const nds32_elfver_strtab[] =
226{
227 "ELF-1.2",
228 "ELF-1.3",
229 "ELF-1.4",
230};
231
232/* The nds32 linker needs to keep track of the number of relocs that it
233 decides to copy in check_relocs for each symbol. This is so that
234 it can discard PC relative relocs if it doesn't need them when
235 linking with -Bsymbolic. We store the information in a field
236 extending the regular ELF linker hash table. */
237
238/* This structure keeps track of the number of PC relative relocs we
239 have copied for a given symbol. */
240
241struct elf_nds32_pcrel_relocs_copied
242{
243 /* Next section. */
244 struct elf_nds32_pcrel_relocs_copied *next;
245 /* A section in dynobj. */
246 asection *section;
247 /* Number of relocs copied in this section. */
248 bfd_size_type count;
249};
250
251/* The sh linker needs to keep track of the number of relocs that it
252 decides to copy as dynamic relocs in check_relocs for each symbol.
253 This is so that it can later discard them if they are found to be
254 unnecessary. We store the information in a field extending the
255 regular ELF linker hash table. */
256
257struct elf_nds32_dyn_relocs
258{
259 struct elf_nds32_dyn_relocs *next;
260
261 /* The input section of the reloc. */
262 asection *sec;
263
264 /* Total number of relocs copied for the input section. */
265 bfd_size_type count;
266
267 /* Number of pc-relative relocs copied for the input section. */
268 bfd_size_type pc_count;
269};
270
271/* Nds32 ELF linker hash entry. */
272
273struct elf_nds32_link_hash_entry
274{
275 struct elf_link_hash_entry root;
276
277 /* Track dynamic relocs copied for this symbol. */
278 struct elf_nds32_dyn_relocs *dyn_relocs;
1c8f6a4d
KLC
279
280 /* For checking relocation type. */
281#define GOT_UNKNOWN 0
282#define GOT_NORMAL 1
283#define GOT_TLS_IE 2
284 unsigned int tls_type;
35c08157
KLC
285};
286
287/* Get the nds32 ELF linker hash table from a link_info structure. */
288
289#define FP_BASE_NAME "_FP_BASE_"
290static int check_start_export_sym = 0;
291static size_t ex9_relax_size = 0; /* Save ex9 predicted reducing size. */
292
1c8f6a4d
KLC
293/* The offset for executable tls relaxation. */
294#define TP_OFFSET 0x0
295
296struct elf_nds32_obj_tdata
297{
298 struct elf_obj_tdata root;
299
300 /* tls_type for each local got entry. */
301 char *local_got_tls_type;
302};
303
304#define elf_nds32_tdata(bfd) \
305 ((struct elf_nds32_obj_tdata *) (bfd)->tdata.any)
306
307#define elf32_nds32_local_got_tls_type(bfd) \
308 (elf_nds32_tdata (bfd)->local_got_tls_type)
309
310#define elf32_nds32_hash_entry(ent) ((struct elf_nds32_link_hash_entry *)(ent))
311
312static bfd_boolean
313nds32_elf_mkobject (bfd *abfd)
314{
315 return bfd_elf_allocate_object (abfd, sizeof (struct elf_nds32_obj_tdata),
316 NDS32_ELF_DATA);
317}
318
35c08157
KLC
319/* Relocations used for relocation. */
320static reloc_howto_type nds32_elf_howto_table[] =
321{
322 /* This reloc does nothing. */
323 HOWTO (R_NDS32_NONE, /* type */
324 0, /* rightshift */
6346d5ca
AM
325 3, /* size (0 = byte, 1 = short, 2 = long) */
326 0, /* bitsize */
35c08157
KLC
327 FALSE, /* pc_relative */
328 0, /* bitpos */
6346d5ca 329 complain_overflow_dont, /* complain_on_overflow */
35c08157
KLC
330 bfd_elf_generic_reloc, /* special_function */
331 "R_NDS32_NONE", /* name */
332 FALSE, /* partial_inplace */
333 0, /* src_mask */
334 0, /* dst_mask */
335 FALSE), /* pcrel_offset */
336
337 /* A 16 bit absolute relocation. */
338 HOWTO (R_NDS32_16, /* type */
339 0, /* rightshift */
340 1, /* size (0 = byte, 1 = short, 2 = long) */
341 16, /* bitsize */
342 FALSE, /* pc_relative */
343 0, /* bitpos */
344 complain_overflow_bitfield, /* complain_on_overflow */
345 nds32_elf_generic_reloc, /* special_function */
346 "R_NDS32_16", /* name */
347 FALSE, /* partial_inplace */
348 0xffff, /* src_mask */
349 0xffff, /* dst_mask */
350 FALSE), /* pcrel_offset */
351
352 /* A 32 bit absolute relocation. */
353 HOWTO (R_NDS32_32, /* type */
354 0, /* rightshift */
355 2, /* size (0 = byte, 1 = short, 2 = long) */
356 32, /* bitsize */
357 FALSE, /* pc_relative */
358 0, /* bitpos */
359 complain_overflow_bitfield, /* complain_on_overflow */
360 nds32_elf_generic_reloc, /* special_function */
361 "R_NDS32_32", /* name */
362 FALSE, /* partial_inplace */
363 0xffffffff, /* src_mask */
364 0xffffffff, /* dst_mask */
365 FALSE), /* pcrel_offset */
366
367 /* A 20 bit address. */
368 HOWTO (R_NDS32_20, /* type */
369 0, /* rightshift */
370 2, /* size (0 = byte, 1 = short, 2 = long) */
371 20, /* bitsize */
372 FALSE, /* pc_relative */
373 0, /* bitpos */
374 complain_overflow_unsigned, /* complain_on_overflow */
375 nds32_elf_generic_reloc, /* special_function */
376 "R_NDS32_20", /* name */
377 FALSE, /* partial_inplace */
378 0xfffff, /* src_mask */
379 0xfffff, /* dst_mask */
380 FALSE), /* pcrel_offset */
381
382 /* An PC Relative 9-bit relocation, shifted by 2.
383 This reloc is complicated because relocations are relative to pc & -4.
384 i.e. branches in the right insn slot use the address of the left insn
385 slot for pc. */
386 /* ??? It's not clear whether this should have partial_inplace set or not.
387 Branch relaxing in the assembler can store the addend in the insn,
388 and if bfd_install_relocation gets called the addend may get added
389 again. */
390 HOWTO (R_NDS32_9_PCREL, /* type */
391 1, /* rightshift */
392 1, /* size (0 = byte, 1 = short, 2 = long) */
393 8, /* bitsize */
394 TRUE, /* pc_relative */
395 0, /* bitpos */
396 complain_overflow_signed, /* complain_on_overflow */
397 nds32_elf_9_pcrel_reloc, /* special_function */
398 "R_NDS32_9_PCREL", /* name */
399 FALSE, /* partial_inplace */
400 0xff, /* src_mask */
401 0xff, /* dst_mask */
402 TRUE), /* pcrel_offset */
403
404 /* A relative 15 bit relocation, right shifted by 1. */
405 HOWTO (R_NDS32_15_PCREL, /* type */
406 1, /* rightshift */
407 2, /* size (0 = byte, 1 = short, 2 = long) */
408 14, /* bitsize */
409 TRUE, /* pc_relative */
410 0, /* bitpos */
411 complain_overflow_signed, /* complain_on_overflow */
412 bfd_elf_generic_reloc, /* special_function */
413 "R_NDS32_15_PCREL", /* name */
414 FALSE, /* partial_inplace */
415 0x3fff, /* src_mask */
416 0x3fff, /* dst_mask */
417 TRUE), /* pcrel_offset */
418
419 /* A relative 17 bit relocation, right shifted by 1. */
420 HOWTO (R_NDS32_17_PCREL, /* type */
421 1, /* rightshift */
422 2, /* size (0 = byte, 1 = short, 2 = long) */
423 16, /* bitsize */
424 TRUE, /* pc_relative */
425 0, /* bitpos */
426 complain_overflow_signed, /* complain_on_overflow */
427 bfd_elf_generic_reloc, /* special_function */
428 "R_NDS32_17_PCREL", /* name */
429 FALSE, /* partial_inplace */
430 0xffff, /* src_mask */
431 0xffff, /* dst_mask */
432 TRUE), /* pcrel_offset */
433
434 /* A relative 25 bit relocation, right shifted by 1. */
435 /* ??? It's not clear whether this should have partial_inplace set or not.
436 Branch relaxing in the assembler can store the addend in the insn,
437 and if bfd_install_relocation gets called the addend may get added
438 again. */
439 HOWTO (R_NDS32_25_PCREL, /* type */
440 1, /* rightshift */
441 2, /* size (0 = byte, 1 = short, 2 = long) */
442 24, /* bitsize */
443 TRUE, /* pc_relative */
444 0, /* bitpos */
445 complain_overflow_signed, /* complain_on_overflow */
446 bfd_elf_generic_reloc, /* special_function */
447 "R_NDS32_25_PCREL", /* name */
448 FALSE, /* partial_inplace */
449 0xffffff, /* src_mask */
450 0xffffff, /* dst_mask */
451 TRUE), /* pcrel_offset */
452
453 /* High 20 bits of address when lower 12 is or'd in. */
454 HOWTO (R_NDS32_HI20, /* type */
455 12, /* rightshift */
456 2, /* size (0 = byte, 1 = short, 2 = long) */
457 20, /* bitsize */
458 FALSE, /* pc_relative */
459 0, /* bitpos */
460 complain_overflow_dont,/* complain_on_overflow */
461 nds32_elf_hi20_reloc, /* special_function */
462 "R_NDS32_HI20", /* name */
463 FALSE, /* partial_inplace */
464 0x000fffff, /* src_mask */
465 0x000fffff, /* dst_mask */
466 FALSE), /* pcrel_offset */
467
468 /* Lower 12 bits of address. */
469 HOWTO (R_NDS32_LO12S3, /* type */
470 3, /* rightshift */
471 2, /* size (0 = byte, 1 = short, 2 = long) */
472 9, /* bitsize */
473 FALSE, /* pc_relative */
474 0, /* bitpos */
475 complain_overflow_dont,/* complain_on_overflow */
476 nds32_elf_lo12_reloc, /* special_function */
477 "R_NDS32_LO12S3", /* name */
478 FALSE, /* partial_inplace */
479 0x000001ff, /* src_mask */
480 0x000001ff, /* dst_mask */
481 FALSE), /* pcrel_offset */
482
483 /* Lower 12 bits of address. */
484 HOWTO (R_NDS32_LO12S2, /* type */
485 2, /* rightshift */
486 2, /* size (0 = byte, 1 = short, 2 = long) */
487 10, /* bitsize */
488 FALSE, /* pc_relative */
489 0, /* bitpos */
490 complain_overflow_dont,/* complain_on_overflow */
491 nds32_elf_lo12_reloc, /* special_function */
492 "R_NDS32_LO12S2", /* name */
493 FALSE, /* partial_inplace */
494 0x000003ff, /* src_mask */
495 0x000003ff, /* dst_mask */
496 FALSE), /* pcrel_offset */
497
498 /* Lower 12 bits of address. */
499 HOWTO (R_NDS32_LO12S1, /* type */
500 1, /* rightshift */
501 2, /* size (0 = byte, 1 = short, 2 = long) */
502 11, /* bitsize */
503 FALSE, /* pc_relative */
504 0, /* bitpos */
505 complain_overflow_dont,/* complain_on_overflow */
506 nds32_elf_lo12_reloc, /* special_function */
507 "R_NDS32_LO12S1", /* name */
508 FALSE, /* partial_inplace */
509 0x000007ff, /* src_mask */
510 0x000007ff, /* dst_mask */
511 FALSE), /* pcrel_offset */
512
513 /* Lower 12 bits of address. */
514 HOWTO (R_NDS32_LO12S0, /* type */
515 0, /* rightshift */
516 2, /* size (0 = byte, 1 = short, 2 = long) */
517 12, /* bitsize */
518 FALSE, /* pc_relative */
519 0, /* bitpos */
520 complain_overflow_dont,/* complain_on_overflow */
521 nds32_elf_lo12_reloc, /* special_function */
522 "R_NDS32_LO12S0", /* name */
523 FALSE, /* partial_inplace */
524 0x00000fff, /* src_mask */
525 0x00000fff, /* dst_mask */
526 FALSE), /* pcrel_offset */
527
528 /* Small data area 15 bits offset. */
529 HOWTO (R_NDS32_SDA15S3, /* type */
530 3, /* rightshift */
531 2, /* size (0 = byte, 1 = short, 2 = long) */
532 15, /* bitsize */
533 FALSE, /* pc_relative */
534 0, /* bitpos */
535 complain_overflow_signed, /* complain_on_overflow */
536 nds32_elf_sda15_reloc, /* special_function */
537 "R_NDS32_SDA15S3", /* name */
538 FALSE, /* partial_inplace */
539 0x00007fff, /* src_mask */
540 0x00007fff, /* dst_mask */
541 FALSE), /* pcrel_offset */
542
543 /* Small data area 15 bits offset. */
544 HOWTO (R_NDS32_SDA15S2, /* type */
545 2, /* rightshift */
546 2, /* size (0 = byte, 1 = short, 2 = long) */
547 15, /* bitsize */
548 FALSE, /* pc_relative */
549 0, /* bitpos */
550 complain_overflow_signed, /* complain_on_overflow */
551 nds32_elf_sda15_reloc, /* special_function */
552 "R_NDS32_SDA15S2", /* name */
553 FALSE, /* partial_inplace */
554 0x00007fff, /* src_mask */
555 0x00007fff, /* dst_mask */
556 FALSE), /* pcrel_offset */
557
558 /* Small data area 15 bits offset. */
559 HOWTO (R_NDS32_SDA15S1, /* type */
560 1, /* rightshift */
561 2, /* size (0 = byte, 1 = short, 2 = long) */
562 15, /* bitsize */
563 FALSE, /* pc_relative */
564 0, /* bitpos */
565 complain_overflow_signed, /* complain_on_overflow */
566 nds32_elf_sda15_reloc, /* special_function */
567 "R_NDS32_SDA15S1", /* name */
568 FALSE, /* partial_inplace */
569 0x00007fff, /* src_mask */
570 0x00007fff, /* dst_mask */
571 FALSE), /* pcrel_offset */
572
573 /* Small data area 15 bits offset. */
574 HOWTO (R_NDS32_SDA15S0, /* type */
575 0, /* rightshift */
576 2, /* size (0 = byte, 1 = short, 2 = long) */
577 15, /* bitsize */
578 FALSE, /* pc_relative */
579 0, /* bitpos */
580 complain_overflow_signed, /* complain_on_overflow */
581 nds32_elf_sda15_reloc, /* special_function */
582 "R_NDS32_SDA15S0", /* name */
583 FALSE, /* partial_inplace */
584 0x00007fff, /* src_mask */
585 0x00007fff, /* dst_mask */
586 FALSE), /* pcrel_offset */
587
588 /* GNU extension to record C++ vtable hierarchy */
589 HOWTO (R_NDS32_GNU_VTINHERIT, /* type */
590 0, /* rightshift */
591 2, /* size (0 = byte, 1 = short, 2 = long) */
592 0, /* bitsize */
593 FALSE, /* pc_relative */
594 0, /* bitpos */
595 complain_overflow_dont,/* complain_on_overflow */
596 NULL, /* special_function */
597 "R_NDS32_GNU_VTINHERIT", /* name */
598 FALSE, /* partial_inplace */
599 0, /* src_mask */
600 0, /* dst_mask */
601 FALSE), /* pcrel_offset */
602
603 /* GNU extension to record C++ vtable member usage */
604 HOWTO (R_NDS32_GNU_VTENTRY, /* type */
605 0, /* rightshift */
606 2, /* size (0 = byte, 1 = short, 2 = long) */
607 0, /* bitsize */
608 FALSE, /* pc_relative */
609 0, /* bitpos */
610 complain_overflow_dont,/* complain_on_overflow */
611 _bfd_elf_rel_vtable_reloc_fn, /* special_function */
612 "R_NDS32_GNU_VTENTRY", /* name */
613 FALSE, /* partial_inplace */
614 0, /* src_mask */
615 0, /* dst_mask */
616 FALSE), /* pcrel_offset */
617
618 /* A 16 bit absolute relocation. */
619 HOWTO (R_NDS32_16_RELA, /* type */
620 0, /* rightshift */
621 1, /* size (0 = byte, 1 = short, 2 = long) */
622 16, /* bitsize */
623 FALSE, /* pc_relative */
624 0, /* bitpos */
625 complain_overflow_bitfield, /* complain_on_overflow */
626 bfd_elf_generic_reloc, /* special_function */
627 "R_NDS32_16_RELA", /* name */
628 FALSE, /* partial_inplace */
629 0xffff, /* src_mask */
630 0xffff, /* dst_mask */
631 FALSE), /* pcrel_offset */
632
633 /* A 32 bit absolute relocation. */
634 HOWTO (R_NDS32_32_RELA, /* type */
635 0, /* rightshift */
636 2, /* size (0 = byte, 1 = short, 2 = long) */
637 32, /* bitsize */
638 FALSE, /* pc_relative */
639 0, /* bitpos */
640 complain_overflow_bitfield, /* complain_on_overflow */
641 bfd_elf_generic_reloc, /* special_function */
642 "R_NDS32_32_RELA", /* name */
643 FALSE, /* partial_inplace */
644 0xffffffff, /* src_mask */
645 0xffffffff, /* dst_mask */
646 FALSE), /* pcrel_offset */
647
648 /* A 20 bit address. */
649 HOWTO (R_NDS32_20_RELA, /* type */
650 0, /* rightshift */
651 2, /* size (0 = byte, 1 = short, 2 = long) */
652 20, /* bitsize */
653 FALSE, /* pc_relative */
654 0, /* bitpos */
655 complain_overflow_signed, /* complain_on_overflow */
656 bfd_elf_generic_reloc, /* special_function */
657 "R_NDS32_20_RELA", /* name */
658 FALSE, /* partial_inplace */
659 0xfffff, /* src_mask */
660 0xfffff, /* dst_mask */
661 FALSE), /* pcrel_offset */
662
663 HOWTO (R_NDS32_9_PCREL_RELA, /* type */
664 1, /* rightshift */
665 1, /* size (0 = byte, 1 = short, 2 = long) */
666 8, /* bitsize */
667 TRUE, /* pc_relative */
668 0, /* bitpos */
669 complain_overflow_signed, /* complain_on_overflow */
670 bfd_elf_generic_reloc, /* special_function */
671 "R_NDS32_9_PCREL_RELA",/* name */
672 FALSE, /* partial_inplace */
673 0xff, /* src_mask */
674 0xff, /* dst_mask */
675 TRUE), /* pcrel_offset */
676
677 /* A relative 15 bit relocation, right shifted by 1. */
678 HOWTO (R_NDS32_15_PCREL_RELA, /* type */
679 1, /* rightshift */
680 2, /* size (0 = byte, 1 = short, 2 = long) */
681 14, /* bitsize */
682 TRUE, /* pc_relative */
683 0, /* bitpos */
684 complain_overflow_signed, /* complain_on_overflow */
685 bfd_elf_generic_reloc, /* special_function */
686 "R_NDS32_15_PCREL_RELA", /* name */
687 FALSE, /* partial_inplace */
688 0x3fff, /* src_mask */
689 0x3fff, /* dst_mask */
690 TRUE), /* pcrel_offset */
691
692 /* A relative 17 bit relocation, right shifted by 1. */
693 HOWTO (R_NDS32_17_PCREL_RELA, /* type */
694 1, /* rightshift */
695 2, /* size (0 = byte, 1 = short, 2 = long) */
696 16, /* bitsize */
697 TRUE, /* pc_relative */
698 0, /* bitpos */
699 complain_overflow_signed, /* complain_on_overflow */
700 bfd_elf_generic_reloc, /* special_function */
701 "R_NDS32_17_PCREL_RELA", /* name */
702 FALSE, /* partial_inplace */
703 0xffff, /* src_mask */
704 0xffff, /* dst_mask */
705 TRUE), /* pcrel_offset */
706
707 /* A relative 25 bit relocation, right shifted by 2. */
708 HOWTO (R_NDS32_25_PCREL_RELA, /* type */
709 1, /* rightshift */
710 2, /* size (0 = byte, 1 = short, 2 = long) */
711 24, /* bitsize */
712 TRUE, /* pc_relative */
713 0, /* bitpos */
714 complain_overflow_signed, /* complain_on_overflow */
715 bfd_elf_generic_reloc, /* special_function */
716 "R_NDS32_25_PCREL_RELA", /* name */
717 FALSE, /* partial_inplace */
718 0xffffff, /* src_mask */
719 0xffffff, /* dst_mask */
720 TRUE), /* pcrel_offset */
721
722 /* High 20 bits of address when lower 16 is or'd in. */
723 HOWTO (R_NDS32_HI20_RELA, /* type */
724 12, /* rightshift */
725 2, /* size (0 = byte, 1 = short, 2 = long) */
726 20, /* bitsize */
727 FALSE, /* pc_relative */
728 0, /* bitpos */
729 complain_overflow_dont,/* complain_on_overflow */
730 bfd_elf_generic_reloc, /* special_function */
731 "R_NDS32_HI20_RELA", /* name */
732 FALSE, /* partial_inplace */
733 0x000fffff, /* src_mask */
734 0x000fffff, /* dst_mask */
735 FALSE), /* pcrel_offset */
736
737 /* Lower 12 bits of address. */
738 HOWTO (R_NDS32_LO12S3_RELA, /* type */
739 3, /* rightshift */
740 2, /* size (0 = byte, 1 = short, 2 = long) */
741 9, /* bitsize */
742 FALSE, /* pc_relative */
743 0, /* bitpos */
744 complain_overflow_dont,/* complain_on_overflow */
745 bfd_elf_generic_reloc, /* special_function */
746 "R_NDS32_LO12S3_RELA", /* name */
747 FALSE, /* partial_inplace */
748 0x000001ff, /* src_mask */
749 0x000001ff, /* dst_mask */
750 FALSE), /* pcrel_offset */
751
752 /* Lower 12 bits of address. */
753 HOWTO (R_NDS32_LO12S2_RELA, /* type */
754 2, /* rightshift */
755 2, /* size (0 = byte, 1 = short, 2 = long) */
756 10, /* bitsize */
757 FALSE, /* pc_relative */
758 0, /* bitpos */
759 complain_overflow_dont,/* complain_on_overflow */
760 bfd_elf_generic_reloc, /* special_function */
761 "R_NDS32_LO12S2_RELA", /* name */
762 FALSE, /* partial_inplace */
763 0x000003ff, /* src_mask */
764 0x000003ff, /* dst_mask */
765 FALSE), /* pcrel_offset */
766
767 /* Lower 12 bits of address. */
768 HOWTO (R_NDS32_LO12S1_RELA, /* type */
769 1, /* rightshift */
770 2, /* size (0 = byte, 1 = short, 2 = long) */
771 11, /* bitsize */
772 FALSE, /* pc_relative */
773 0, /* bitpos */
774 complain_overflow_dont,/* complain_on_overflow */
775 bfd_elf_generic_reloc, /* special_function */
776 "R_NDS32_LO12S1_RELA", /* name */
777 FALSE, /* partial_inplace */
778 0x000007ff, /* src_mask */
779 0x000007ff, /* dst_mask */
780 FALSE), /* pcrel_offset */
781
782 /* Lower 12 bits of address. */
783 HOWTO (R_NDS32_LO12S0_RELA, /* type */
784 0, /* rightshift */
785 2, /* size (0 = byte, 1 = short, 2 = long) */
786 12, /* bitsize */
787 FALSE, /* pc_relative */
788 0, /* bitpos */
789 complain_overflow_dont,/* complain_on_overflow */
790 bfd_elf_generic_reloc, /* special_function */
791 "R_NDS32_LO12S0_RELA", /* name */
792 FALSE, /* partial_inplace */
793 0x00000fff, /* src_mask */
794 0x00000fff, /* dst_mask */
795 FALSE), /* pcrel_offset */
796
797 /* Small data area 15 bits offset. */
798 HOWTO (R_NDS32_SDA15S3_RELA, /* type */
799 3, /* rightshift */
800 2, /* size (0 = byte, 1 = short, 2 = long) */
801 15, /* bitsize */
802 FALSE, /* pc_relative */
803 0, /* bitpos */
804 complain_overflow_signed, /* complain_on_overflow */
805 bfd_elf_generic_reloc, /* special_function */
806 "R_NDS32_SDA15S3_RELA",/* name */
807 FALSE, /* partial_inplace */
808 0x00007fff, /* src_mask */
809 0x00007fff, /* dst_mask */
810 FALSE), /* pcrel_offset */
811
812 /* Small data area 15 bits offset. */
813 HOWTO (R_NDS32_SDA15S2_RELA, /* type */
814 2, /* rightshift */
815 2, /* size (0 = byte, 1 = short, 2 = long) */
816 15, /* bitsize */
817 FALSE, /* pc_relative */
818 0, /* bitpos */
819 complain_overflow_signed, /* complain_on_overflow */
820 bfd_elf_generic_reloc, /* special_function */
821 "R_NDS32_SDA15S2_RELA",/* name */
822 FALSE, /* partial_inplace */
823 0x00007fff, /* src_mask */
824 0x00007fff, /* dst_mask */
825 FALSE), /* pcrel_offset */
826
827 HOWTO (R_NDS32_SDA15S1_RELA, /* type */
828 1, /* rightshift */
829 2, /* size (0 = byte, 1 = short, 2 = long) */
830 15, /* bitsize */
831 FALSE, /* pc_relative */
832 0, /* bitpos */
833 complain_overflow_signed, /* complain_on_overflow */
834 bfd_elf_generic_reloc, /* special_function */
835 "R_NDS32_SDA15S1_RELA",/* name */
836 FALSE, /* partial_inplace */
837 0x00007fff, /* src_mask */
838 0x00007fff, /* dst_mask */
839 FALSE), /* pcrel_offset */
840
841 HOWTO (R_NDS32_SDA15S0_RELA, /* type */
842 0, /* rightshift */
843 2, /* size (0 = byte, 1 = short, 2 = long) */
844 15, /* bitsize */
845 FALSE, /* pc_relative */
846 0, /* bitpos */
847 complain_overflow_signed, /* complain_on_overflow */
848 bfd_elf_generic_reloc, /* special_function */
849 "R_NDS32_SDA15S0_RELA",/* name */
850 FALSE, /* partial_inplace */
851 0x00007fff, /* src_mask */
852 0x00007fff, /* dst_mask */
853 FALSE), /* pcrel_offset */
854
855 /* GNU extension to record C++ vtable hierarchy */
856 HOWTO (R_NDS32_RELA_GNU_VTINHERIT, /* type */
857 0, /* rightshift */
858 2, /* size (0 = byte, 1 = short, 2 = long) */
859 0, /* bitsize */
860 FALSE, /* pc_relative */
861 0, /* bitpos */
862 complain_overflow_dont,/* complain_on_overflow */
863 NULL, /* special_function */
864 "R_NDS32_RELA_GNU_VTINHERIT", /* name */
865 FALSE, /* partial_inplace */
866 0, /* src_mask */
867 0, /* dst_mask */
868 FALSE), /* pcrel_offset */
869
870 /* GNU extension to record C++ vtable member usage */
871 HOWTO (R_NDS32_RELA_GNU_VTENTRY, /* type */
872 0, /* rightshift */
873 2, /* size (0 = byte, 1 = short, 2 = long) */
874 0, /* bitsize */
875 FALSE, /* pc_relative */
876 0, /* bitpos */
877 complain_overflow_dont,/* complain_on_overflow */
878 _bfd_elf_rel_vtable_reloc_fn, /* special_function */
879 "R_NDS32_RELA_GNU_VTENTRY", /* name */
880 FALSE, /* partial_inplace */
881 0, /* src_mask */
882 0, /* dst_mask */
883 FALSE), /* pcrel_offset */
884
885 /* Like R_NDS32_20, but referring to the GOT table entry for
886 the symbol. */
887 HOWTO (R_NDS32_GOT20, /* type */
888 0, /* rightshift */
889 2, /* size (0 = byte, 1 = short, 2 = long) */
890 20, /* bitsize */
891 FALSE, /* pc_relative */
892 0, /* bitpos */
893 complain_overflow_signed, /* complain_on_overflow */
894 bfd_elf_generic_reloc, /* special_function */
895 "R_NDS32_GOT20", /* name */
896 FALSE, /* partial_inplace */
897 0xfffff, /* src_mask */
898 0xfffff, /* dst_mask */
899 FALSE), /* pcrel_offset */
900
901 /* Like R_NDS32_PCREL, but referring to the procedure linkage table
902 entry for the symbol. */
903 HOWTO (R_NDS32_25_PLTREL, /* type */
904 1, /* rightshift */
905 2, /* size (0 = byte, 1 = short, 2 = long) */
906 24, /* bitsize */
907 TRUE, /* pc_relative */
908 0, /* bitpos */
909 complain_overflow_signed, /* complain_on_overflow */
910 bfd_elf_generic_reloc, /* special_function */
911 "R_NDS32_25_PLTREL", /* name */
912 FALSE, /* partial_inplace */
913 0xffffff, /* src_mask */
914 0xffffff, /* dst_mask */
915 TRUE), /* pcrel_offset */
916
917 /* This is used only by the dynamic linker. The symbol should exist
918 both in the object being run and in some shared library. The
919 dynamic linker copies the data addressed by the symbol from the
920 shared library into the object, because the object being
921 run has to have the data at some particular address. */
922 HOWTO (R_NDS32_COPY, /* type */
923 0, /* rightshift */
924 2, /* size (0 = byte, 1 = short, 2 = long) */
925 32, /* bitsize */
926 FALSE, /* pc_relative */
927 0, /* bitpos */
928 complain_overflow_bitfield, /* complain_on_overflow */
929 bfd_elf_generic_reloc, /* special_function */
930 "R_NDS32_COPY", /* name */
931 FALSE, /* partial_inplace */
932 0xffffffff, /* src_mask */
933 0xffffffff, /* dst_mask */
934 FALSE), /* pcrel_offset */
935
936 /* Like R_NDS32_20, but used when setting global offset table
937 entries. */
938 HOWTO (R_NDS32_GLOB_DAT, /* type */
939 0, /* rightshift */
940 2, /* size (0 = byte, 1 = short, 2 = long) */
941 32, /* bitsize */
942 FALSE, /* pc_relative */
943 0, /* bitpos */
944 complain_overflow_bitfield, /* complain_on_overflow */
945 bfd_elf_generic_reloc, /* special_function */
946 "R_NDS32_GLOB_DAT", /* name */
947 FALSE, /* partial_inplace */
948 0xffffffff, /* src_mask */
949 0xffffffff, /* dst_mask */
950 FALSE), /* pcrel_offset */
951
952 /* Marks a procedure linkage table entry for a symbol. */
953 HOWTO (R_NDS32_JMP_SLOT, /* type */
954 0, /* rightshift */
955 2, /* size (0 = byte, 1 = short, 2 = long) */
956 32, /* bitsize */
957 FALSE, /* pc_relative */
958 0, /* bitpos */
959 complain_overflow_bitfield, /* complain_on_overflow */
960 bfd_elf_generic_reloc, /* special_function */
961 "R_NDS32_JMP_SLOT", /* name */
962 FALSE, /* partial_inplace */
963 0xffffffff, /* src_mask */
964 0xffffffff, /* dst_mask */
965 FALSE), /* pcrel_offset */
966
967 /* Used only by the dynamic linker. When the object is run, this
968 longword is set to the load address of the object, plus the
969 addend. */
970 HOWTO (R_NDS32_RELATIVE, /* type */
971 0, /* rightshift */
972 2, /* size (0 = byte, 1 = short, 2 = long) */
973 32, /* bitsize */
974 FALSE, /* pc_relative */
975 0, /* bitpos */
976 complain_overflow_bitfield, /* complain_on_overflow */
977 bfd_elf_generic_reloc, /* special_function */
978 "R_NDS32_RELATIVE", /* name */
979 FALSE, /* partial_inplace */
980 0xffffffff, /* src_mask */
981 0xffffffff, /* dst_mask */
982 FALSE), /* pcrel_offset */
983
984 HOWTO (R_NDS32_GOTOFF, /* type */
985 0, /* rightshift */
986 2, /* size (0 = byte, 1 = short, 2 = long) */
987 20, /* bitsize */
988 FALSE, /* pc_relative */
989 0, /* bitpos */
990 complain_overflow_signed, /* complain_on_overflow */
991 bfd_elf_generic_reloc, /* special_function */
992 "R_NDS32_GOTOFF", /* name */
993 FALSE, /* partial_inplace */
994 0xfffff, /* src_mask */
995 0xfffff, /* dst_mask */
996 FALSE), /* pcrel_offset */
997
998 /* An PC Relative 20-bit relocation used when setting PIC offset
999 table register. */
1000 HOWTO (R_NDS32_GOTPC20, /* type */
1001 0, /* rightshift */
1002 2, /* size (0 = byte, 1 = short, 2 = long) */
1003 20, /* bitsize */
1004 TRUE, /* pc_relative */
1005 0, /* bitpos */
1006 complain_overflow_signed, /* complain_on_overflow */
1007 bfd_elf_generic_reloc, /* special_function */
1008 "R_NDS32_GOTPC20", /* name */
1009 FALSE, /* partial_inplace */
1010 0xfffff, /* src_mask */
1011 0xfffff, /* dst_mask */
1012 TRUE), /* pcrel_offset */
1013
1014 /* Like R_NDS32_HI20, but referring to the GOT table entry for
1015 the symbol. */
1016 HOWTO (R_NDS32_GOT_HI20, /* type */
1017 12, /* rightshift */
1018 2, /* size (0 = byte, 1 = short, 2 = long) */
1019 20, /* bitsize */
1020 FALSE, /* pc_relative */
1021 0, /* bitpos */
1022 complain_overflow_dont,/* complain_on_overflow */
1023 bfd_elf_generic_reloc, /* special_function */
1024 "R_NDS32_GOT_HI20", /* name */
1025 FALSE, /* partial_inplace */
1026 0x000fffff, /* src_mask */
1027 0x000fffff, /* dst_mask */
1028 FALSE), /* pcrel_offset */
1029 HOWTO (R_NDS32_GOT_LO12, /* type */
1030 0, /* rightshift */
1031 2, /* size (0 = byte, 1 = short, 2 = long) */
1032 12, /* bitsize */
1033 FALSE, /* pc_relative */
1034 0, /* bitpos */
1035 complain_overflow_dont,/* complain_on_overflow */
1036 bfd_elf_generic_reloc, /* special_function */
1037 "R_NDS32_GOT_LO12", /* name */
1038 FALSE, /* partial_inplace */
1039 0x00000fff, /* src_mask */
1040 0x00000fff, /* dst_mask */
1041 FALSE), /* pcrel_offset */
1042
1043 /* An PC Relative relocation used when setting PIC offset table register.
1044 Like R_NDS32_HI20, but referring to the GOT table entry for
1045 the symbol. */
1046 HOWTO (R_NDS32_GOTPC_HI20, /* type */
1047 12, /* rightshift */
1048 2, /* size (0 = byte, 1 = short, 2 = long) */
1049 20, /* bitsize */
1050 FALSE, /* pc_relative */
1051 0, /* bitpos */
1052 complain_overflow_dont,/* complain_on_overflow */
1053 bfd_elf_generic_reloc, /* special_function */
1054 "R_NDS32_GOTPC_HI20", /* name */
1055 FALSE, /* partial_inplace */
1056 0x000fffff, /* src_mask */
1057 0x000fffff, /* dst_mask */
1058 TRUE), /* pcrel_offset */
1059 HOWTO (R_NDS32_GOTPC_LO12, /* type */
1060 0, /* rightshift */
1061 2, /* size (0 = byte, 1 = short, 2 = long) */
1062 12, /* bitsize */
1063 FALSE, /* pc_relative */
1064 0, /* bitpos */
1065 complain_overflow_dont, /* complain_on_overflow */
1066 bfd_elf_generic_reloc, /* special_function */
1067 "R_NDS32_GOTPC_LO12", /* name */
1068 FALSE, /* partial_inplace */
1069 0x00000fff, /* src_mask */
1070 0x00000fff, /* dst_mask */
1071 TRUE), /* pcrel_offset */
1072
1073 HOWTO (R_NDS32_GOTOFF_HI20, /* type */
1074 12, /* rightshift */
1075 2, /* size (0 = byte, 1 = short, 2 = long) */
1076 20, /* bitsize */
1077 FALSE, /* pc_relative */
1078 0, /* bitpos */
1079 complain_overflow_dont,/* complain_on_overflow */
1080 bfd_elf_generic_reloc, /* special_function */
1081 "R_NDS32_GOTOFF_HI20", /* name */
1082 FALSE, /* partial_inplace */
1083 0x000fffff, /* src_mask */
1084 0x000fffff, /* dst_mask */
1085 FALSE), /* pcrel_offset */
1086 HOWTO (R_NDS32_GOTOFF_LO12, /* type */
1087 0, /* rightshift */
1088 2, /* size (0 = byte, 1 = short, 2 = long) */
1089 12, /* bitsize */
1090 FALSE, /* pc_relative */
1091 0, /* bitpos */
1092 complain_overflow_dont,/* complain_on_overflow */
1093 bfd_elf_generic_reloc, /* special_function */
1094 "R_NDS32_GOTOFF_LO12", /* name */
1095 FALSE, /* partial_inplace */
1096 0x00000fff, /* src_mask */
1097 0x00000fff, /* dst_mask */
1098 FALSE), /* pcrel_offset */
1099
1100 /* Alignment hint for relaxable instruction. This is used with
1101 R_NDS32_LABEL as a pair. Relax this instruction from 4 bytes to 2
1102 in order to make next label aligned on word boundary. */
1103 HOWTO (R_NDS32_INSN16, /* type */
1104 0, /* rightshift */
1105 2, /* size (0 = byte, 1 = short, 2 = long) */
1106 32, /* bitsize */
1107 FALSE, /* pc_relative */
1108 0, /* bitpos */
1109 complain_overflow_dont,/* complain_on_overflow */
1110 nds32_elf_ignore_reloc,/* special_function */
1111 "R_NDS32_INSN16", /* name */
1112 FALSE, /* partial_inplace */
1113 0x00000fff, /* src_mask */
1114 0x00000fff, /* dst_mask */
1115 FALSE), /* pcrel_offset */
1116
1117 /* Alignment hint for label. */
1118 HOWTO (R_NDS32_LABEL, /* type */
1119 0, /* rightshift */
1120 2, /* size (0 = byte, 1 = short, 2 = long) */
1121 32, /* bitsize */
1122 FALSE, /* pc_relative */
1123 0, /* bitpos */
1124 complain_overflow_dont,/* complain_on_overflow */
1125 nds32_elf_ignore_reloc,/* special_function */
1126 "R_NDS32_LABEL", /* name */
1127 FALSE, /* partial_inplace */
1128 0xffffffff, /* src_mask */
1129 0xffffffff, /* dst_mask */
1130 FALSE), /* pcrel_offset */
1131
1132 /* Relax hint for unconditional call sequence */
1133 HOWTO (R_NDS32_LONGCALL1, /* type */
1134 0, /* rightshift */
1135 2, /* size (0 = byte, 1 = short, 2 = long) */
1136 32, /* bitsize */
1137 FALSE, /* pc_relative */
1138 0, /* bitpos */
1139 complain_overflow_dont,/* complain_on_overflow */
1140 nds32_elf_ignore_reloc,/* special_function */
1141 "R_NDS32_LONGCALL1", /* name */
1142 FALSE, /* partial_inplace */
1143 0xffffffff, /* src_mask */
1144 0xffffffff, /* dst_mask */
1145 FALSE), /* pcrel_offset */
1146
1147 /* Relax hint for conditional call sequence. */
1148 HOWTO (R_NDS32_LONGCALL2, /* type */
1149 0, /* rightshift */
1150 2, /* size (0 = byte, 1 = short, 2 = long) */
1151 32, /* bitsize */
1152 FALSE, /* pc_relative */
1153 0, /* bitpos */
1154 complain_overflow_dont,/* complain_on_overflow */
1155 nds32_elf_ignore_reloc,/* special_function */
1156 "R_NDS32_LONGCALL2", /* name */
1157 FALSE, /* partial_inplace */
1158 0xffffffff, /* src_mask */
1159 0xffffffff, /* dst_mask */
1160 FALSE), /* pcrel_offset */
1161
1162 /* Relax hint for conditional call sequence. */
1163 HOWTO (R_NDS32_LONGCALL3, /* type */
1164 0, /* rightshift */
1165 2, /* size (0 = byte, 1 = short, 2 = long) */
1166 32, /* bitsize */
1167 FALSE, /* pc_relative */
1168 0, /* bitpos */
1169 complain_overflow_dont,/* complain_on_overflow */
1170 nds32_elf_ignore_reloc,/* special_function */
1171 "R_NDS32_LONGCALL3", /* name */
1172 FALSE, /* partial_inplace */
1173 0xffffffff, /* src_mask */
1174 0xffffffff, /* dst_mask */
1175 FALSE), /* pcrel_offset */
1176
1177 /* Relax hint for unconditional branch sequence. */
1178 HOWTO (R_NDS32_LONGJUMP1, /* type */
1179 0, /* rightshift */
1180 2, /* size (0 = byte, 1 = short, 2 = long) */
1181 32, /* bitsize */
1182 FALSE, /* pc_relative */
1183 0, /* bitpos */
1184 complain_overflow_dont,/* complain_on_overflow */
1185 nds32_elf_ignore_reloc,/* special_function */
1186 "R_NDS32_LONGJUMP1", /* name */
1187 FALSE, /* partial_inplace */
1188 0xffffffff, /* src_mask */
1189 0xffffffff, /* dst_mask */
1190 FALSE), /* pcrel_offset */
1191
1192 /* Relax hint for conditional branch sequence. */
1193 HOWTO (R_NDS32_LONGJUMP2, /* type */
1194 0, /* rightshift */
1195 2, /* size (0 = byte, 1 = short, 2 = long) */
1196 32, /* bitsize */
1197 FALSE, /* pc_relative */
1198 0, /* bitpos */
1199 complain_overflow_dont,/* complain_on_overflow */
1200 nds32_elf_ignore_reloc,/* special_function */
1201 "R_NDS32_LONGJUMP2", /* name */
1202 FALSE, /* partial_inplace */
1203 0xffffffff, /* src_mask */
1204 0xffffffff, /* dst_mask */
1205 FALSE), /* pcrel_offset */
1206
1207 /* Relax hint for conditional branch sequence. */
1208 HOWTO (R_NDS32_LONGJUMP3, /* type */
1209 0, /* rightshift */
1210 2, /* size (0 = byte, 1 = short, 2 = long) */
1211 32, /* bitsize */
1212 FALSE, /* pc_relative */
1213 0, /* bitpos */
1214 complain_overflow_dont,/* complain_on_overflow */
1215 nds32_elf_ignore_reloc,/* special_function */
1216 "R_NDS32_LONGJUMP3", /* name */
1217 FALSE, /* partial_inplace */
1218 0xffffffff, /* src_mask */
1219 0xffffffff, /* dst_mask */
1220 FALSE), /* pcrel_offset */
1221
1222 /* Relax hint for load/store sequence. */
1223 HOWTO (R_NDS32_LOADSTORE, /* type */
1224 0, /* rightshift */
1225 2, /* size (0 = byte, 1 = short, 2 = long) */
1226 32, /* bitsize */
1227 FALSE, /* pc_relative */
1228 0, /* bitpos */
1229 complain_overflow_dont,/* complain_on_overflow */
1230 nds32_elf_ignore_reloc,/* special_function */
1231 "R_NDS32_LOADSTORE", /* name */
1232 FALSE, /* partial_inplace */
1233 0xffffffff, /* src_mask */
1234 0xffffffff, /* dst_mask */
1235 FALSE), /* pcrel_offset */
1236
1237 /* Relax hint for load/store sequence. */
1238 HOWTO (R_NDS32_9_FIXED_RELA, /* type */
1239 0, /* rightshift */
1240 1, /* size (0 = byte, 1 = short, 2 = long) */
1241 16, /* bitsize */
1242 FALSE, /* pc_relative */
1243 0, /* bitpos */
1244 complain_overflow_dont,/* complain_on_overflow */
1245 nds32_elf_ignore_reloc,/* special_function */
1246 "R_NDS32_9_FIXED_RELA",/* name */
1247 FALSE, /* partial_inplace */
1248 0x000000ff, /* src_mask */
1249 0x000000ff, /* dst_mask */
1250 FALSE), /* pcrel_offset */
1251
1252 /* Relax hint for load/store sequence. */
1253 HOWTO (R_NDS32_15_FIXED_RELA, /* type */
1254 0, /* rightshift */
1255 2, /* size (0 = byte, 1 = short, 2 = long) */
1256 32, /* bitsize */
1257 FALSE, /* pc_relative */
1258 0, /* bitpos */
1259 complain_overflow_dont,/* complain_on_overflow */
1260 nds32_elf_ignore_reloc,/* special_function */
1261 "R_NDS32_15_FIXED_RELA", /* name */
1262 FALSE, /* partial_inplace */
1263 0x00003fff, /* src_mask */
1264 0x00003fff, /* dst_mask */
1265 FALSE), /* pcrel_offset */
1266
1267 /* Relax hint for load/store sequence. */
1268 HOWTO (R_NDS32_17_FIXED_RELA, /* type */
1269 0, /* rightshift */
1270 2, /* size (0 = byte, 1 = short, 2 = long) */
1271 32, /* bitsize */
1272 FALSE, /* pc_relative */
1273 0, /* bitpos */
1274 complain_overflow_dont,/* complain_on_overflow */
1275 nds32_elf_ignore_reloc,/* special_function */
1276 "R_NDS32_17_FIXED_RELA", /* name */
1277 FALSE, /* partial_inplace */
1278 0x0000ffff, /* src_mask */
1279 0x0000ffff, /* dst_mask */
1280 FALSE), /* pcrel_offset */
1281
1282 /* Relax hint for load/store sequence. */
1283 HOWTO (R_NDS32_25_FIXED_RELA, /* type */
1284 0, /* rightshift */
1285 2, /* size (0 = byte, 1 = short, 2 = long) */
1286 32, /* bitsize */
1287 FALSE, /* pc_relative */
1288 0, /* bitpos */
1289 complain_overflow_dont,/* complain_on_overflow */
1290 nds32_elf_ignore_reloc,/* special_function */
1291 "R_NDS32_25_FIXED_RELA", /* name */
1292 FALSE, /* partial_inplace */
1293 0x00ffffff, /* src_mask */
1294 0x00ffffff, /* dst_mask */
1295 FALSE), /* pcrel_offset */
1296
1297 /* High 20 bits of PLT symbol offset relative to PC. */
1298 HOWTO (R_NDS32_PLTREL_HI20, /* type */
1299 12, /* rightshift */
1300 2, /* size (0 = byte, 1 = short, 2 = long) */
1301 20, /* bitsize */
1302 FALSE, /* pc_relative */
1303 0, /* bitpos */
1304 complain_overflow_dont,/* complain_on_overflow */
1305 bfd_elf_generic_reloc, /* special_function */
1306 "R_NDS32_PLTREL_HI20", /* name */
1307 FALSE, /* partial_inplace */
1308 0x000fffff, /* src_mask */
1309 0x000fffff, /* dst_mask */
1310 FALSE), /* pcrel_offset */
1311
1312 /* Low 12 bits of PLT symbol offset relative to PC. */
1313 HOWTO (R_NDS32_PLTREL_LO12, /* type */
1314 0, /* rightshift */
1315 2, /* size (0 = byte, 1 = short, 2 = long) */
1316 12, /* bitsize */
1317 FALSE, /* pc_relative */
1318 0, /* bitpos */
1319 complain_overflow_dont,/* complain_on_overflow */
1320 bfd_elf_generic_reloc, /* special_function */
1321 "R_NDS32_PLTREL_LO12", /* name */
1322 FALSE, /* partial_inplace */
1323 0x00000fff, /* src_mask */
1324 0x00000fff, /* dst_mask */
1325 FALSE), /* pcrel_offset */
1326
1327 /* High 20 bits of PLT symbol offset relative to GOT (GP). */
1328 HOWTO (R_NDS32_PLT_GOTREL_HI20, /* type */
1329 12, /* rightshift */
1330 2, /* size (0 = byte, 1 = short, 2 = long) */
1331 20, /* bitsize */
1332 FALSE, /* pc_relative */
1333 0, /* bitpos */
1334 complain_overflow_dont,/* complain_on_overflow */
1335 bfd_elf_generic_reloc, /* special_function */
1336 "R_NDS32_PLT_GOTREL_HI20", /* name */
1337 FALSE, /* partial_inplace */
1338 0x000fffff, /* src_mask */
1339 0x000fffff, /* dst_mask */
1340 FALSE), /* pcrel_offset */
1341
1342 /* Low 12 bits of PLT symbol offset relative to GOT (GP). */
1343 HOWTO (R_NDS32_PLT_GOTREL_LO12, /* type */
1344 0, /* rightshift */
1345 2, /* size (0 = byte, 1 = short, 2 = long) */
1346 12, /* bitsize */
1347 FALSE, /* pc_relative */
1348 0, /* bitpos */
1349 complain_overflow_dont,/* complain_on_overflow */
1350 bfd_elf_generic_reloc, /* special_function */
1351 "R_NDS32_PLT_GOTREL_LO12", /* name */
1352 FALSE, /* partial_inplace */
1353 0x00000fff, /* src_mask */
1354 0x00000fff, /* dst_mask */
1355 FALSE), /* pcrel_offset */
1356
1357 /* Small data area 12 bits offset. */
1358 HOWTO (R_NDS32_SDA12S2_DP_RELA, /* type */
1359 2, /* rightshift */
1360 2, /* size (0 = byte, 1 = short, 2 = long) */
1361 12, /* bitsize */
1362 FALSE, /* pc_relative */
1363 0, /* bitpos */
1364 complain_overflow_signed, /* complain_on_overflow */
1365 bfd_elf_generic_reloc, /* special_function */
1366 "R_NDS32_SDA12S2_DP_RELA", /* name */
1367 FALSE, /* partial_inplace */
1368 0x00000fff, /* src_mask */
1369 0x00000fff, /* dst_mask */
1370 FALSE), /* pcrel_offset */
1371
1372 /* Small data area 12 bits offset. */
1373 HOWTO (R_NDS32_SDA12S2_SP_RELA, /* type */
1374 2, /* rightshift */
1375 2, /* size (0 = byte, 1 = short, 2 = long) */
1376 12, /* bitsize */
1377 FALSE, /* pc_relative */
1378 0, /* bitpos */
1379 complain_overflow_signed, /* complain_on_overflow */
1380 bfd_elf_generic_reloc, /* special_function */
1381 "R_NDS32_SDA12S2_SP_RELA", /* name */
1382 FALSE, /* partial_inplace */
1383 0x00000fff, /* src_mask */
1384 0x00000fff, /* dst_mask */
1385 FALSE), /* pcrel_offset */
1386 /* Lower 12 bits of address. */
1387
1388 HOWTO (R_NDS32_LO12S2_DP_RELA, /* type */
1389 2, /* rightshift */
1390 2, /* size (0 = byte, 1 = short, 2 = long) */
1391 10, /* bitsize */
1392 FALSE, /* pc_relative */
1393 0, /* bitpos */
1394 complain_overflow_dont,/* complain_on_overflow */
1395 bfd_elf_generic_reloc, /* special_function */
1396 "R_NDS32_LO12S2_DP_RELA", /* name */
1397 FALSE, /* partial_inplace */
1398 0x000003ff, /* src_mask */
1399 0x000003ff, /* dst_mask */
1400 FALSE), /* pcrel_offset */
1401
1402 /* Lower 12 bits of address. */
1403 HOWTO (R_NDS32_LO12S2_SP_RELA,/* type */
1404 2, /* rightshift */
1405 2, /* size (0 = byte, 1 = short, 2 = long) */
1406 10, /* bitsize */
1407 FALSE, /* pc_relative */
1408 0, /* bitpos */
1409 complain_overflow_dont,/* complain_on_overflow */
1410 bfd_elf_generic_reloc, /* special_function */
1411 "R_NDS32_LO12S2_SP_RELA", /* name */
1412 FALSE, /* partial_inplace */
1413 0x000003ff, /* src_mask */
1414 0x000003ff, /* dst_mask */
1415 FALSE), /* pcrel_offset */
1416 /* Lower 12 bits of address. Special identity for or case. */
1417 HOWTO (R_NDS32_LO12S0_ORI_RELA, /* type */
1418 0, /* rightshift */
1419 2, /* size (0 = byte, 1 = short, 2 = long) */
1420 12, /* bitsize */
1421 FALSE, /* pc_relative */
1422 0, /* bitpos */
1423 complain_overflow_dont,/* complain_on_overflow */
1424 bfd_elf_generic_reloc, /* special_function */
1425 "R_NDS32_LO12S0_ORI_RELA", /* name */
1426 FALSE, /* partial_inplace */
1427 0x00000fff, /* src_mask */
1428 0x00000fff, /* dst_mask */
1429 FALSE), /* pcrel_offset */
1430 /* Small data area 19 bits offset. */
1431 HOWTO (R_NDS32_SDA16S3_RELA, /* type */
1432 3, /* rightshift */
1433 2, /* size (0 = byte, 1 = short, 2 = long) */
1434 16, /* bitsize */
1435 FALSE, /* pc_relative */
1436 0, /* bitpos */
1437 complain_overflow_signed, /* complain_on_overflow */
1438 bfd_elf_generic_reloc, /* special_function */
1439 "R_NDS32_SDA16S3_RELA",/* name */
1440 FALSE, /* partial_inplace */
1441 0x0000ffff, /* src_mask */
1442 0x0000ffff, /* dst_mask */
1443 FALSE), /* pcrel_offset */
1444
1445 /* Small data area 15 bits offset. */
1446 HOWTO (R_NDS32_SDA17S2_RELA, /* type */
1447 2, /* rightshift */
1448 2, /* size (0 = byte, 1 = short, 2 = long) */
1449 17, /* bitsize */
1450 FALSE, /* pc_relative */
1451 0, /* bitpos */
1452 complain_overflow_signed, /* complain_on_overflow */
1453 bfd_elf_generic_reloc, /* special_function */
1454 "R_NDS32_SDA17S2_RELA",/* name */
1455 FALSE, /* partial_inplace */
1456 0x0001ffff, /* src_mask */
1457 0x0001ffff, /* dst_mask */
1458 FALSE), /* pcrel_offset */
1459
1460 HOWTO (R_NDS32_SDA18S1_RELA, /* type */
1461 1, /* rightshift */
1462 2, /* size (0 = byte, 1 = short, 2 = long) */
1463 18, /* bitsize */
1464 FALSE, /* pc_relative */
1465 0, /* bitpos */
1466 complain_overflow_signed, /* complain_on_overflow */
1467 bfd_elf_generic_reloc, /* special_function */
1468 "R_NDS32_SDA18S1_RELA",/* name */
1469 FALSE, /* partial_inplace */
1470 0x0003ffff, /* src_mask */
1471 0x0003ffff, /* dst_mask */
1472 FALSE), /* pcrel_offset */
1473
1474 HOWTO (R_NDS32_SDA19S0_RELA, /* type */
1475 0, /* rightshift */
1476 2, /* size (0 = byte, 1 = short, 2 = long) */
1477 19, /* bitsize */
1478 FALSE, /* pc_relative */
1479 0, /* bitpos */
1480 complain_overflow_signed, /* complain_on_overflow */
1481 bfd_elf_generic_reloc, /* special_function */
1482 "R_NDS32_SDA19S0_RELA",/* name */
1483 FALSE, /* partial_inplace */
1484 0x0007ffff, /* src_mask */
1485 0x0007ffff, /* dst_mask */
1486 FALSE), /* pcrel_offset */
1487 HOWTO (R_NDS32_DWARF2_OP1_RELA, /* type */
1488 0, /* rightshift */
1489 0, /* size (0 = byte, 1 = short, 2 = long) */
1490 8, /* bitsize */
1491 FALSE, /* pc_relative */
1492 0, /* bitpos */
1493 complain_overflow_dont,/* complain_on_overflow */
1494 nds32_elf_ignore_reloc,/* special_function */
1495 "R_NDS32_DWARF2_OP1_RELA", /* name */
1496 FALSE, /* partial_inplace */
1497 0xff, /* src_mask */
1498 0xff, /* dst_mask */
1499 FALSE), /* pcrel_offset */
1500 HOWTO (R_NDS32_DWARF2_OP2_RELA, /* type */
1501 0, /* rightshift */
1502 1, /* size (0 = byte, 1 = short, 2 = long) */
1503 16, /* bitsize */
1504 FALSE, /* pc_relative */
1505 0, /* bitpos */
1506 complain_overflow_dont,/* complain_on_overflow */
1507 nds32_elf_ignore_reloc,/* special_function */
1508 "R_NDS32_DWARF2_OP2_RELA", /* name */
1509 FALSE, /* partial_inplace */
1510 0xffff, /* src_mask */
1511 0xffff, /* dst_mask */
1512 FALSE), /* pcrel_offset */
1513 HOWTO (R_NDS32_DWARF2_LEB_RELA, /* type */
1514 0, /* rightshift */
1515 2, /* size (0 = byte, 1 = short, 2 = long) */
1516 32, /* bitsize */
1517 FALSE, /* pc_relative */
1518 0, /* bitpos */
1519 complain_overflow_dont,/* complain_on_overflow */
1520 nds32_elf_ignore_reloc,/* special_function */
1521 "R_NDS32_DWARF2_LEB_RELA", /* name */
1522 FALSE, /* partial_inplace */
1523 0xffffffff, /* src_mask */
1524 0xffffffff, /* dst_mask */
1525 FALSE), /* pcrel_offset */
1526 HOWTO (R_NDS32_UPDATE_TA_RELA,/* type */
1527 0, /* rightshift */
1528 1, /* size (0 = byte, 1 = short, 2 = long) */
1529 16, /* bitsize */
1530 FALSE, /* pc_relative */
1531 0, /* bitpos */
1532 complain_overflow_dont,/* complain_on_overflow */
1533 nds32_elf_ignore_reloc,/* special_function */
1534 "R_NDS32_UPDATE_TA_RELA", /* name */
1535 FALSE, /* partial_inplace */
1536 0xffff, /* src_mask */
1537 0xffff, /* dst_mask */
1538 FALSE), /* pcrel_offset */
1539 /* Like R_NDS32_PCREL, but referring to the procedure linkage table
1540 entry for the symbol. */
1541 HOWTO (R_NDS32_9_PLTREL, /* type */
1542 1, /* rightshift */
1543 1, /* size (0 = byte, 1 = short, 2 = long) */
1544 8, /* bitsize */
1545 TRUE, /* pc_relative */
1546 0, /* bitpos */
1547 complain_overflow_signed, /* complain_on_overflow */
1548 bfd_elf_generic_reloc, /* special_function */
1549 "R_NDS32_9_PLTREL", /* name */
1550 FALSE, /* partial_inplace */
1551 0xff, /* src_mask */
1552 0xff, /* dst_mask */
1553 TRUE), /* pcrel_offset */
1554 /* Low 20 bits of PLT symbol offset relative to GOT (GP). */
1555 HOWTO (R_NDS32_PLT_GOTREL_LO20, /* type */
1556 0, /* rightshift */
1557 2, /* size (0 = byte, 1 = short, 2 = long) */
1558 20, /* bitsize */
1559 FALSE, /* pc_relative */
1560 0, /* bitpos */
1561 complain_overflow_dont,/* complain_on_overflow */
1562 bfd_elf_generic_reloc, /* special_function */
1563 "R_NDS32_PLT_GOTREL_LO20", /* name */
1564 FALSE, /* partial_inplace */
1565 0x000fffff, /* src_mask */
1566 0x000fffff, /* dst_mask */
1567 FALSE), /* pcrel_offset */
1568 /* low 15 bits of PLT symbol offset relative to GOT (GP) */
1569 HOWTO (R_NDS32_PLT_GOTREL_LO15, /* type */
1570 0, /* rightshift */
1571 2, /* size (0 = byte, 1 = short, 2 = long) */
1572 15, /* bitsize */
1573 FALSE, /* pc_relative */
1574 0, /* bitpos */
1575 complain_overflow_dont,/* complain_on_overflow */
1576 bfd_elf_generic_reloc, /* special_function */
1577 "R_NDS32_PLT_GOTREL_LO15", /* name */
1578 FALSE, /* partial_inplace */
1579 0x00007fff, /* src_mask */
1580 0x00007fff, /* dst_mask */
1581 FALSE), /* pcrel_offset */
1582 /* Low 19 bits of PLT symbol offset relative to GOT (GP). */
1583 HOWTO (R_NDS32_PLT_GOTREL_LO19, /* type */
1584 0, /* rightshift */
1585 2, /* size (0 = byte, 1 = short, 2 = long) */
1586 19, /* bitsize */
1587 FALSE, /* pc_relative */
1588 0, /* bitpos */
1589 complain_overflow_dont,/* complain_on_overflow */
1590 bfd_elf_generic_reloc, /* special_function */
1591 "R_NDS32_PLT_GOTREL_LO19", /* name */
1592 FALSE, /* partial_inplace */
1593 0x0007ffff, /* src_mask */
1594 0x0007ffff, /* dst_mask */
1595 FALSE), /* pcrel_offset */
1596 HOWTO (R_NDS32_GOT_LO15, /* type */
1597 0, /* rightshift */
1598 2, /* size (0 = byte, 1 = short, 2 = long) */
1599 15, /* bitsize */
1600 FALSE, /* pc_relative */
1601 0, /* bitpos */
1602 complain_overflow_dont,/* complain_on_overflow */
1603 bfd_elf_generic_reloc, /* special_function */
1604 "R_NDS32_GOT_LO15", /* name */
1605 FALSE, /* partial_inplace */
1606 0x00007fff, /* src_mask */
1607 0x00007fff, /* dst_mask */
1608 FALSE), /* pcrel_offset */
1609 HOWTO (R_NDS32_GOT_LO19, /* type */
1610 0, /* rightshift */
1611 2, /* size (0 = byte, 1 = short, 2 = long) */
1612 19, /* bitsize */
1613 FALSE, /* pc_relative */
1614 0, /* bitpos */
1615 complain_overflow_dont,/* complain_on_overflow */
1616 bfd_elf_generic_reloc, /* special_function */
1617 "R_NDS32_GOT_LO19", /* name */
1618 FALSE, /* partial_inplace */
1619 0x0007ffff, /* src_mask */
1620 0x0007ffff, /* dst_mask */
1621 FALSE), /* pcrel_offset */
1622 HOWTO (R_NDS32_GOTOFF_LO15, /* type */
1623 0, /* rightshift */
1624 2, /* size (0 = byte, 1 = short, 2 = long) */
1625 15, /* bitsize */
1626 FALSE, /* pc_relative */
1627 0, /* bitpos */
1628 complain_overflow_dont,/* complain_on_overflow */
1629 bfd_elf_generic_reloc, /* special_function */
1630 "R_NDS32_GOTOFF_LO15", /* name */
1631 FALSE, /* partial_inplace */
1632 0x00007fff, /* src_mask */
1633 0x00007fff, /* dst_mask */
1634 FALSE), /* pcrel_offset */
1635 HOWTO (R_NDS32_GOTOFF_LO19, /* type */
1636 0, /* rightshift */
1637 2, /* size (0 = byte, 1 = short, 2 = long) */
1638 19, /* bitsize */
1639 FALSE, /* pc_relative */
1640 0, /* bitpos */
1641 complain_overflow_dont,/* complain_on_overflow */
1642 bfd_elf_generic_reloc, /* special_function */
1643 "R_NDS32_GOTOFF_LO19", /* name */
1644 FALSE, /* partial_inplace */
1645 0x0007ffff, /* src_mask */
1646 0x0007ffff, /* dst_mask */
1647 FALSE), /* pcrel_offset */
1648 /* GOT 15 bits offset. */
1649 HOWTO (R_NDS32_GOT15S2_RELA, /* type */
1650 2, /* rightshift */
1651 2, /* size (0 = byte, 1 = short, 2 = long) */
1652 15, /* bitsize */
1653 FALSE, /* pc_relative */
1654 0, /* bitpos */
1655 complain_overflow_signed, /* complain_on_overflow */
1656 bfd_elf_generic_reloc, /* special_function */
1657 "R_NDS32_GOT15S2_RELA",/* name */
1658 FALSE, /* partial_inplace */
1659 0x00007fff, /* src_mask */
1660 0x00007fff, /* dst_mask */
1661 FALSE), /* pcrel_offset */
1662 /* GOT 17 bits offset. */
1663 HOWTO (R_NDS32_GOT17S2_RELA, /* type */
1664 2, /* rightshift */
1665 2, /* size (0 = byte, 1 = short, 2 = long) */
1666 17, /* bitsize */
1667 FALSE, /* pc_relative */
1668 0, /* bitpos */
1669 complain_overflow_signed, /* complain_on_overflow */
1670 bfd_elf_generic_reloc, /* special_function */
1671 "R_NDS32_GOT17S2_RELA",/* name */
1672 FALSE, /* partial_inplace */
1673 0x0001ffff, /* src_mask */
1674 0x0001ffff, /* dst_mask */
1675 FALSE), /* pcrel_offset */
1676 /* A 5 bit address. */
1677 HOWTO (R_NDS32_5_RELA, /* type */
1678 0, /* rightshift */
1679 1, /* size (0 = byte, 1 = short, 2 = long) */
1680 5, /* bitsize */
1681 FALSE, /* pc_relative */
1682 0, /* bitpos */
1683 complain_overflow_signed, /* complain_on_overflow */
1684 bfd_elf_generic_reloc, /* special_function */
1685 "R_NDS32_5_RELA", /* name */
1686 FALSE, /* partial_inplace */
1687 0x1f, /* src_mask */
1688 0x1f, /* dst_mask */
1689 FALSE), /* pcrel_offset */
1690 HOWTO (R_NDS32_10_UPCREL_RELA,/* type */
1691 1, /* rightshift */
1692 1, /* size (0 = byte, 1 = short, 2 = long) */
1693 9, /* bitsize */
1694 TRUE, /* pc_relative */
1695 0, /* bitpos */
1696 complain_overflow_unsigned, /* complain_on_overflow */
1697 bfd_elf_generic_reloc, /* special_function */
1698 "R_NDS32_10_UPCREL_RELA", /* name */
1699 FALSE, /* partial_inplace */
1700 0x1ff, /* src_mask */
1701 0x1ff, /* dst_mask */
1702 TRUE), /* pcrel_offset */
1703 HOWTO (R_NDS32_SDA_FP7U2_RELA,/* type */
1704 2, /* rightshift */
1705 1, /* size (0 = byte, 1 = short, 2 = long) */
1706 7, /* bitsize */
1707 FALSE, /* pc_relative */
1708 0, /* bitpos */
1709 complain_overflow_unsigned, /* complain_on_overflow */
1710 bfd_elf_generic_reloc, /* special_function */
1711 "R_NDS32_SDA_FP7U2_RELA", /* name */
1712 FALSE, /* partial_inplace */
1713 0x0000007f, /* src_mask */
1714 0x0000007f, /* dst_mask */
1715 FALSE), /* pcrel_offset */
1716 HOWTO (R_NDS32_WORD_9_PCREL_RELA, /* type */
1717 1, /* rightshift */
1718 2, /* size (0 = byte, 1 = short, 2 = long) */
1719 8, /* bitsize */
1720 TRUE, /* pc_relative */
1721 0, /* bitpos */
1722 complain_overflow_signed, /* complain_on_overflow */
1723 bfd_elf_generic_reloc, /* special_function */
1724 "R_NDS32_WORD_9_PCREL_RELA", /* name */
1725 FALSE, /* partial_inplace */
1726 0xff, /* src_mask */
1727 0xff, /* dst_mask */
1728 TRUE), /* pcrel_offset */
1729 HOWTO (R_NDS32_25_ABS_RELA, /* type */
1730 1, /* rightshift */
1731 2, /* size (0 = byte, 1 = short, 2 = long) */
1732 24, /* bitsize */
1733 FALSE, /* pc_relative */
1734 0, /* bitpos */
1735 complain_overflow_dont,/* complain_on_overflow */
1736 bfd_elf_generic_reloc, /* special_function */
1737 "R_NDS32_25_ABS_RELA", /* name */
1738 FALSE, /* partial_inplace */
1739 0xffffff, /* src_mask */
1740 0xffffff, /* dst_mask */
1741 FALSE), /* pcrel_offset */
1742
1743 /* A relative 17 bit relocation for ifc, right shifted by 1. */
1744 HOWTO (R_NDS32_17IFC_PCREL_RELA, /* type */
1745 1, /* rightshift */
1746 2, /* size (0 = byte, 1 = short, 2 = long) */
1747 16, /* bitsize */
1748 TRUE, /* pc_relative */
1749 0, /* bitpos */
1750 complain_overflow_signed, /* complain_on_overflow */
1751 bfd_elf_generic_reloc, /* special_function */
1752 "R_NDS32_17IFC_PCREL_RELA", /* name */
1753 FALSE, /* partial_inplace */
1754 0xffff, /* src_mask */
1755 0xffff, /* dst_mask */
1756 TRUE), /* pcrel_offset */
1757
1758 /* A relative unsigned 10 bit relocation for ifc, right shifted by 1. */
1759 HOWTO (R_NDS32_10IFCU_PCREL_RELA, /* type */
1760 1, /* rightshift */
1761 1, /* size (0 = byte, 1 = short, 2 = long) */
1762 9, /* bitsize */
1763 TRUE, /* pc_relative */
1764 0, /* bitpos */
1765 complain_overflow_unsigned, /* complain_on_overflow */
1766 bfd_elf_generic_reloc, /* special_function */
1767 "R_NDS32_10IFCU_PCREL_RELA", /* name */
1768 FALSE, /* partial_inplace */
1769 0x1ff, /* src_mask */
1770 0x1ff, /* dst_mask */
1771 TRUE), /* pcrel_offset */
1c8f6a4d
KLC
1772
1773 /* Like R_NDS32_HI20, but referring to the TLS entry for the symbol. */
1774 HOWTO (R_NDS32_TLS_LE_HI20, /* type */
1775 12, /* rightshift */
1776 2, /* size (0 = byte, 1 = short, 2 = long) */
1777 20, /* bitsize */
1778 FALSE, /* pc_relative */
1779 0, /* bitpos */
1780 complain_overflow_dont, /* complain_on_overflow */
1781 bfd_elf_generic_reloc, /* special_function */
1782 "R_NDS32_TLS_LE_HI20", /* name */
1783 FALSE, /* partial_inplace */
1784 0x000fffff, /* src_mask */
1785 0x000fffff, /* dst_mask */
1786 FALSE), /* pcrel_offset */
1787 HOWTO (R_NDS32_TLS_LE_LO12, /* type */
1788 0, /* rightshift */
1789 2, /* size (0 = byte, 1 = short, 2 = long) */
1790 12, /* bitsize */
1791 FALSE, /* pc_relative */
1792 0, /* bitpos */
1793 complain_overflow_dont, /* complain_on_overflow */
1794 bfd_elf_generic_reloc, /* special_function */
1795 "R_NDS32_TLS_LE_LO12", /* name */
1796 FALSE, /* partial_inplace */
1797 0x00000fff, /* src_mask */
1798 0x00000fff, /* dst_mask */
1799 FALSE), /* pcrel_offset */
1800
1801 /* Like R_NDS32_HI20, but referring to the TLS entry for the symbol. */
1802 HOWTO (R_NDS32_TLS_IE_HI20, /* type */
1803 12, /* rightshift */
1804 2, /* size (0 = byte, 1 = short, 2 = long) */
1805 20, /* bitsize */
1806 FALSE, /* pc_relative */
1807 0, /* bitpos */
1808 complain_overflow_dont, /* complain_on_overflow */
1809 bfd_elf_generic_reloc, /* special_function */
1810 "R_NDS32_TLS_IE_HI20", /* name */
1811 FALSE, /* partial_inplace */
1812 0x000fffff, /* src_mask */
1813 0x000fffff, /* dst_mask */
1814 FALSE), /* pcrel_offset */
1815 HOWTO (R_NDS32_TLS_IE_LO12S2, /* type */
1816 2, /* rightshift */
1817 2, /* size (0 = byte, 1 = short, 2 = long) */
1818 10, /* bitsize */
1819 FALSE, /* pc_relative */
1820 0, /* bitpos */
1821 complain_overflow_dont, /* complain_on_overflow */
1822 bfd_elf_generic_reloc, /* special_function */
1823 "R_NDS32_TLS_IE_LO12S2", /* name */
1824 FALSE, /* partial_inplace */
1825 0x000003ff, /* src_mask */
1826 0x000003ff, /* dst_mask */
1827 FALSE), /* pcrel_offset */
1828 /* Mark a TLS IE entry in GOT. */
1829 HOWTO (R_NDS32_TLS_TPOFF, /* type */
1830 0, /* rightshift */
1831 2, /* size (0 = byte, 1 = short, 2 = long) */
1832 32, /* bitsize */
1833 FALSE, /* pc_relative */
1834 0, /* bitpos */
1835 complain_overflow_bitfield, /* complain_on_overflow */
1836 bfd_elf_generic_reloc, /* special_function */
1837 "R_NDS32_TLS_TPOFF", /* name */
1838 FALSE, /* partial_inplace */
1839 0xffffffff, /* src_mask */
1840 0xffffffff, /* dst_mask */
1841 FALSE), /* pcrel_offset */
1842 /* A 20 bit address. */
1843 HOWTO (R_NDS32_TLS_LE_20, /* type */
1844 0, /* rightshift */
1845 2, /* size (0 = byte, 1 = short, 2 = long) */
1846 20, /* bitsize */
1847 FALSE, /* pc_relative */
1848 0, /* bitpos */
1849 complain_overflow_signed, /* complain_on_overflow */
1850 bfd_elf_generic_reloc, /* special_function */
1851 "R_NDS32_TLS_LE_20", /* name */
1852 FALSE, /* partial_inplace */
1853 0xfffff, /* src_mask */
1854 0xfffff, /* dst_mask */
1855 FALSE), /* pcrel_offset */
1856 HOWTO (R_NDS32_TLS_LE_15S0, /* type */
1857 0, /* rightshift */
1858 2, /* size (0 = byte, 1 = short, 2 = long) */
1859 15, /* bitsize */
1860 FALSE, /* pc_relative */
1861 0, /* bitpos */
1862 complain_overflow_signed, /* complain_on_overflow */
1863 bfd_elf_generic_reloc, /* special_function */
1864 "R_NDS32_TLS_LE_15S0", /* name */
1865 FALSE, /* partial_inplace */
1866 0x7fff, /* src_mask */
1867 0x7fff, /* dst_mask */
1868 FALSE), /* pcrel_offset */
1869 HOWTO (R_NDS32_TLS_LE_15S1, /* type */
1870 1, /* rightshift */
1871 2, /* size (0 = byte, 1 = short, 2 = long) */
1872 15, /* bitsize */
1873 FALSE, /* pc_relative */
1874 0, /* bitpos */
1875 complain_overflow_signed, /* complain_on_overflow */
1876 bfd_elf_generic_reloc, /* special_function */
1877 "R_NDS32_TLS_LE_15S1", /* name */
1878 FALSE, /* partial_inplace */
1879 0x7fff, /* src_mask */
1880 0x7fff, /* dst_mask */
1881 FALSE), /* pcrel_offset */
1882 HOWTO (R_NDS32_TLS_LE_15S2, /* type */
1883 2, /* rightshift */
1884 2, /* size (0 = byte, 1 = short, 2 = long) */
1885 15, /* bitsize */
1886 FALSE, /* pc_relative */
1887 0, /* bitpos */
1888 complain_overflow_signed, /* complain_on_overflow */
1889 bfd_elf_generic_reloc, /* special_function */
1890 "R_NDS32_TLS_LE_15S2", /* name */
1891 FALSE, /* partial_inplace */
1892 0x7fff, /* src_mask */
1893 0x7fff, /* dst_mask */
1894 FALSE), /* pcrel_offset */
1895
1896 /* Relax hint for unconditional call sequence */
1897 HOWTO (R_NDS32_LONGCALL4, /* type */
1898 0, /* rightshift */
1899 2, /* size (0 = byte, 1 = short, 2 = long) */
1900 32, /* bitsize */
1901 FALSE, /* pc_relative */
1902 0, /* bitpos */
1903 complain_overflow_dont, /* complain_on_overflow */
1904 nds32_elf_ignore_reloc, /* special_function */
1905 "R_NDS32_LONGCALL4", /* name */
1906 FALSE, /* partial_inplace */
1907 0xffffffff, /* src_mask */
1908 0xffffffff, /* dst_mask */
1909 FALSE), /* pcrel_offset */
1910
1911 /* Relax hint for conditional call sequence. */
1912 HOWTO (R_NDS32_LONGCALL5, /* type */
1913 0, /* rightshift */
1914 2, /* size (0 = byte, 1 = short, 2 = long) */
1915 32, /* bitsize */
1916 FALSE, /* pc_relative */
1917 0, /* bitpos */
1918 complain_overflow_dont, /* complain_on_overflow */
1919 nds32_elf_ignore_reloc, /* special_function */
1920 "R_NDS32_LONGCALL5", /* name */
1921 FALSE, /* partial_inplace */
1922 0xffffffff, /* src_mask */
1923 0xffffffff, /* dst_mask */
1924 FALSE), /* pcrel_offset */
1925
1926 /* Relax hint for conditional call sequence. */
1927 HOWTO (R_NDS32_LONGCALL6, /* type */
1928 0, /* rightshift */
1929 2, /* size (0 = byte, 1 = short, 2 = long) */
1930 32, /* bitsize */
1931 FALSE, /* pc_relative */
1932 0, /* bitpos */
1933 complain_overflow_dont, /* complain_on_overflow */
1934 nds32_elf_ignore_reloc, /* special_function */
1935 "R_NDS32_LONGCALL6", /* name */
1936 FALSE, /* partial_inplace */
1937 0xffffffff, /* src_mask */
1938 0xffffffff, /* dst_mask */
1939 FALSE), /* pcrel_offset */
1940
1941 /* Relax hint for unconditional branch sequence. */
1942 HOWTO (R_NDS32_LONGJUMP4, /* type */
1943 0, /* rightshift */
1944 2, /* size (0 = byte, 1 = short, 2 = long) */
1945 32, /* bitsize */
1946 FALSE, /* pc_relative */
1947 0, /* bitpos */
1948 complain_overflow_dont, /* complain_on_overflow */
1949 nds32_elf_ignore_reloc, /* special_function */
1950 "R_NDS32_LONGJUMP4", /* name */
1951 FALSE, /* partial_inplace */
1952 0xffffffff, /* src_mask */
1953 0xffffffff, /* dst_mask */
1954 FALSE), /* pcrel_offset */
1955
1956 /* Relax hint for conditional branch sequence. */
1957 HOWTO (R_NDS32_LONGJUMP5, /* type */
1958 0, /* rightshift */
1959 2, /* size (0 = byte, 1 = short, 2 = long) */
1960 32, /* bitsize */
1961 FALSE, /* pc_relative */
1962 0, /* bitpos */
1963 complain_overflow_dont, /* complain_on_overflow */
1964 nds32_elf_ignore_reloc, /* special_function */
1965 "R_NDS32_LONGJUMP5", /* name */
1966 FALSE, /* partial_inplace */
1967 0xffffffff, /* src_mask */
1968 0xffffffff, /* dst_mask */
1969 FALSE), /* pcrel_offset */
1970
1971 /* Relax hint for conditional branch sequence. */
1972 HOWTO (R_NDS32_LONGJUMP6, /* type */
1973 0, /* rightshift */
1974 2, /* size (0 = byte, 1 = short, 2 = long) */
1975 32, /* bitsize */
1976 FALSE, /* pc_relative */
1977 0, /* bitpos */
1978 complain_overflow_dont, /* complain_on_overflow */
1979 nds32_elf_ignore_reloc, /* special_function */
1980 "R_NDS32_LONGJUMP6", /* name */
1981 FALSE, /* partial_inplace */
1982 0xffffffff, /* src_mask */
1983 0xffffffff, /* dst_mask */
1984 FALSE), /* pcrel_offset */
1985
1986 /* Relax hint for conditional branch sequence. */
1987 HOWTO (R_NDS32_LONGJUMP7, /* type */
1988 0, /* rightshift */
1989 2, /* size (0 = byte, 1 = short, 2 = long) */
1990 32, /* bitsize */
1991 FALSE, /* pc_relative */
1992 0, /* bitpos */
1993 complain_overflow_dont, /* complain_on_overflow */
1994 nds32_elf_ignore_reloc, /* special_function */
1995 "R_NDS32_LONGJUMP7", /* name */
1996 FALSE, /* partial_inplace */
1997 0xffffffff, /* src_mask */
1998 0xffffffff, /* dst_mask */
1999 FALSE), /* pcrel_offset */
35c08157
KLC
2000};
2001
2002/* Relocations used for relaxation. */
2003static reloc_howto_type nds32_elf_relax_howto_table[] =
2004{
2005 HOWTO (R_NDS32_RELAX_ENTRY, /* type */
2006 0, /* rightshift */
2007 2, /* size (0 = byte, 1 = short, 2 = long) */
2008 32, /* bitsize */
2009 FALSE, /* pc_relative */
2010 0, /* bitpos */
2011 complain_overflow_dont,/* complain_on_overflow */
2012 nds32_elf_ignore_reloc,/* special_function */
2013 "R_NDS32_RELAX_ENTRY", /* name */
2014 FALSE, /* partial_inplace */
2015 0xffffffff, /* src_mask */
2016 0xffffffff, /* dst_mask */
2017 FALSE), /* pcrel_offset */
2018 HOWTO (R_NDS32_GOT_SUFF, /* type */
2019 0, /* rightshift */
2020 2, /* size (0 = byte, 1 = short, 2 = long) */
2021 32, /* bitsize */
2022 FALSE, /* pc_relative */
2023 0, /* bitpos */
2024 complain_overflow_dont,/* complain_on_overflow */
2025 nds32_elf_ignore_reloc,/* special_function */
2026 "R_NDS32_GOT_SUFF", /* name */
2027 FALSE, /* partial_inplace */
2028 0xffffffff, /* src_mask */
2029 0xffffffff, /* dst_mask */
2030 FALSE), /* pcrel_offset */
2031 HOWTO (R_NDS32_GOTOFF_SUFF, /* type */
2032 0, /* rightshift */
2033 2, /* size (0 = byte, 1 = short, 2 = long) */
2034 32, /* bitsize */
2035 FALSE, /* pc_relative */
2036 0, /* bitpos */
2037 complain_overflow_bitfield, /* complain_on_overflow */
2038 nds32_elf_ignore_reloc,/* special_function */
2039 "R_NDS32_GOTOFF_SUFF", /* name */
2040 FALSE, /* partial_inplace */
2041 0xffffffff, /* src_mask */
2042 0xffffffff, /* dst_mask */
2043 FALSE), /* pcrel_offset */
2044 HOWTO (R_NDS32_PLT_GOT_SUFF, /* type */
2045 0, /* rightshift */
2046 2, /* size (0 = byte, 1 = short, 2 = long) */
2047 32, /* bitsize */
2048 FALSE, /* pc_relative */
2049 0, /* bitpos */
2050 complain_overflow_dont,/* complain_on_overflow */
2051 nds32_elf_ignore_reloc,/* special_function */
2052 "R_NDS32_PLT_GOT_SUFF",/* name */
2053 FALSE, /* partial_inplace */
2054 0xffffffff, /* src_mask */
2055 0xffffffff, /* dst_mask */
2056 FALSE), /* pcrel_offset */
2057 HOWTO (R_NDS32_MULCALL_SUFF, /* type */
2058 0, /* rightshift */
2059 2, /* size (0 = byte, 1 = short, 2 = long) */
2060 32, /* bitsize */
2061 FALSE, /* pc_relative */
2062 0, /* bitpos */
2063 complain_overflow_dont,/* complain_on_overflow */
2064 nds32_elf_ignore_reloc,/* special_function */
2065 "R_NDS32_MULCALL_SUFF",/* name */
2066 FALSE, /* partial_inplace */
2067 0xffffffff, /* src_mask */
2068 0xffffffff, /* dst_mask */
2069 FALSE), /* pcrel_offset */
2070 HOWTO (R_NDS32_PTR, /* type */
2071 0, /* rightshift */
2072 2, /* size (0 = byte, 1 = short, 2 = long) */
2073 32, /* bitsize */
2074 FALSE, /* pc_relative */
2075 0, /* bitpos */
2076 complain_overflow_dont,/* complain_on_overflow */
2077 nds32_elf_ignore_reloc,/* special_function */
2078 "R_NDS32_PTR", /* name */
2079 FALSE, /* partial_inplace */
2080 0xffffffff, /* src_mask */
2081 0xffffffff, /* dst_mask */
2082 FALSE), /* pcrel_offset */
2083 HOWTO (R_NDS32_PTR_COUNT, /* type */
2084 0, /* rightshift */
2085 2, /* size (0 = byte, 1 = short, 2 = long) */
2086 32, /* bitsize */
2087 FALSE, /* pc_relative */
2088 0, /* bitpos */
2089 complain_overflow_dont,/* complain_on_overflow */
2090 nds32_elf_ignore_reloc,/* special_function */
2091 "R_NDS32_PTR_COUNT", /* name */
2092 FALSE, /* partial_inplace */
2093 0xffffffff, /* src_mask */
2094 0xffffffff, /* dst_mask */
2095 FALSE), /* pcrel_offset */
2096 HOWTO (R_NDS32_PTR_RESOLVED, /* type */
2097 0, /* rightshift */
2098 2, /* size (0 = byte, 1 = short, 2 = long) */
2099 32, /* bitsize */
2100 FALSE, /* pc_relative */
2101 0, /* bitpos */
2102 complain_overflow_dont,/* complain_on_overflow */
2103 nds32_elf_ignore_reloc,/* special_function */
2104 "R_NDS32_PTR_RESOLVED",/* name */
2105 FALSE, /* partial_inplace */
2106 0xffffffff, /* src_mask */
2107 0xffffffff, /* dst_mask */
2108 FALSE), /* pcrel_offset */
2109 HOWTO (R_NDS32_PLTBLOCK, /* type */
2110 0, /* rightshift */
2111 2, /* size (0 = byte, 1 = short, 2 = long) */
2112 32, /* bitsize */
2113 FALSE, /* pc_relative */
2114 0, /* bitpos */
2115 complain_overflow_dont,/* complain_on_overflow */
2116 nds32_elf_ignore_reloc,/* special_function */
2117 "R_NDS32_PLTBLOCK", /* name */
2118 FALSE, /* partial_inplace */
2119 0xffffffff, /* src_mask */
2120 0xffffffff, /* dst_mask */
2121 FALSE), /* pcrel_offset */
2122 HOWTO (R_NDS32_RELAX_REGION_BEGIN, /* type */
2123 0, /* rightshift */
2124 2, /* size (0 = byte, 1 = short, 2 = long) */
2125 32, /* bitsize */
2126 FALSE, /* pc_relative */
2127 0, /* bitpos */
2128 complain_overflow_dont,/* complain_on_overflow */
2129 nds32_elf_ignore_reloc,/* special_function */
2130 "R_NDS32_RELAX_REGION_BEGIN", /* name */
2131 FALSE, /* partial_inplace */
2132 0xffffffff, /* src_mask */
2133 0xffffffff, /* dst_mask */
2134 FALSE), /* pcrel_offset */
2135 HOWTO (R_NDS32_RELAX_REGION_END, /* type */
2136 0, /* rightshift */
2137 2, /* size (0 = byte, 1 = short, 2 = long) */
2138 32, /* bitsize */
2139 FALSE, /* pc_relative */
2140 0, /* bitpos */
2141 complain_overflow_dont,/* complain_on_overflow */
2142 nds32_elf_ignore_reloc,/* special_function */
2143 "R_NDS32_RELAX_REGION_END", /* name */
2144 FALSE, /* partial_inplace */
2145 0xffffffff, /* src_mask */
2146 0xffffffff, /* dst_mask */
2147 FALSE), /* pcrel_offset */
2148 HOWTO (R_NDS32_MINUEND, /* type */
2149 0, /* rightshift */
2150 2, /* size (0 = byte, 1 = short, 2 = long) */
2151 32, /* bitsize */
2152 FALSE, /* pc_relative */
2153 0, /* bitpos */
2154 complain_overflow_dont,/* complain_on_overflow */
2155 nds32_elf_ignore_reloc,/* special_function */
2156 "R_NDS32_MINUEND", /* name */
2157 FALSE, /* partial_inplace */
2158 0xffffffff, /* src_mask */
2159 0xffffffff, /* dst_mask */
2160 FALSE), /* pcrel_offset */
2161 HOWTO (R_NDS32_SUBTRAHEND, /* type */
2162 0, /* rightshift */
2163 2, /* size (0 = byte, 1 = short, 2 = long) */
2164 32, /* bitsize */
2165 FALSE, /* pc_relative */
2166 0, /* bitpos */
2167 complain_overflow_dont,/* complain_on_overflow */
2168 nds32_elf_ignore_reloc,/* special_function */
2169 "R_NDS32_SUBTRAHEND", /* name */
2170 FALSE, /* partial_inplace */
2171 0xffffffff, /* src_mask */
2172 0xffffffff, /* dst_mask */
2173 FALSE), /* pcrel_offset */
2174 HOWTO (R_NDS32_DIFF8, /* type */
2175 0, /* rightshift */
2176 0, /* size (0 = byte, 1 = short, 2 = long) */
2177 8, /* bitsize */
2178 FALSE, /* pc_relative */
2179 0, /* bitpos */
2180 complain_overflow_dont,/* complain_on_overflow */
2181 nds32_elf_ignore_reloc,/* special_function */
2182 "R_NDS32_DIFF8", /* name */
2183 FALSE, /* partial_inplace */
2184 0x000000ff, /* src_mask */
2185 0x000000ff, /* dst_mask */
2186 FALSE), /* pcrel_offset */
2187 HOWTO (R_NDS32_DIFF16, /* type */
2188 0, /* rightshift */
2189 1, /* size (0 = byte, 1 = short, 2 = long) */
2190 16, /* bitsize */
2191 FALSE, /* pc_relative */
2192 0, /* bitpos */
2193 complain_overflow_dont,/* complain_on_overflow */
2194 nds32_elf_ignore_reloc,/* special_function */
2195 "R_NDS32_DIFF16", /* name */
2196 FALSE, /* partial_inplace */
2197 0x0000ffff, /* src_mask */
2198 0x0000ffff, /* dst_mask */
2199 FALSE), /* pcrel_offset */
2200 HOWTO (R_NDS32_DIFF32, /* type */
2201 0, /* rightshift */
2202 2, /* size (0 = byte, 1 = short, 2 = long) */
2203 32, /* bitsize */
2204 FALSE, /* pc_relative */
2205 0, /* bitpos */
2206 complain_overflow_dont,/* complain_on_overflow */
2207 nds32_elf_ignore_reloc,/* special_function */
2208 "R_NDS32_DIFF32", /* name */
2209 FALSE, /* partial_inplace */
2210 0xffffffff, /* src_mask */
2211 0xffffffff, /* dst_mask */
2212 FALSE), /* pcrel_offset */
2213 HOWTO (R_NDS32_DIFF_ULEB128, /* type */
2214 0, /* rightshift */
2215 0, /* size (0 = byte, 1 = short, 2 = long) */
2216 0, /* bitsize */
2217 FALSE, /* pc_relative */
2218 0, /* bitpos */
2219 complain_overflow_dont,/* complain_on_overflow */
2220 nds32_elf_ignore_reloc,/* special_function */
2221 "R_NDS32_DIFF_ULEB128",/* name */
2222 FALSE, /* partial_inplace */
2223 0xffffffff, /* src_mask */
2224 0xffffffff, /* dst_mask */
2225 FALSE), /* pcrel_offset */
2226 HOWTO (R_NDS32_DATA, /* type */
2227 0, /* rightshift */
2228 2, /* size (0 = byte, 1 = short, 2 = long) */
2229 32, /* bitsize */
2230 FALSE, /* pc_relative */
2231 0, /* bitpos */
2232 complain_overflow_dont,/* complain_on_overflow */
2233 nds32_elf_ignore_reloc,/* special_function */
2234 "R_NDS32_DATA", /* name */
2235 FALSE, /* partial_inplace */
2236 0xffffffff, /* src_mask */
2237 0xffffffff, /* dst_mask */
2238 FALSE), /* pcrel_offset */
2239 HOWTO (R_NDS32_TRAN, /* type */
2240 0, /* rightshift */
2241 2, /* size (0 = byte, 1 = short, 2 = long) */
2242 32, /* bitsize */
2243 FALSE, /* pc_relative */
2244 0, /* bitpos */
2245 complain_overflow_dont,/* complain_on_overflow */
2246 nds32_elf_ignore_reloc,/* special_function */
2247 "R_NDS32_TRAN", /* name */
2248 FALSE, /* partial_inplace */
2249 0xffffffff, /* src_mask */
2250 0xffffffff, /* dst_mask */
2251 FALSE), /* pcrel_offset */
1c8f6a4d
KLC
2252 HOWTO (R_NDS32_TLS_LE_ADD, /* type */
2253 0, /* rightshift */
2254 2, /* size (0 = byte, 1 = short, 2 = long) */
2255 32, /* bitsize */
2256 FALSE, /* pc_relative */
2257 0, /* bitpos */
2258 complain_overflow_dont, /* complain_on_overflow */
2259 nds32_elf_ignore_reloc, /* special_function */
2260 "R_NDS32_TLS_LE_ADD", /* name */
2261 FALSE, /* partial_inplace */
2262 0xffffffff, /* src_mask */
2263 0xffffffff, /* dst_mask */
2264 FALSE), /* pcrel_offset */
2265 HOWTO (R_NDS32_TLS_LE_LS, /* type */
2266 0, /* rightshift */
2267 2, /* size (0 = byte, 1 = short, 2 = long) */
2268 32, /* bitsize */
2269 FALSE, /* pc_relative */
2270 0, /* bitpos */
2271 complain_overflow_dont, /* complain_on_overflow */
2272 nds32_elf_ignore_reloc, /* special_function */
2273 "R_NDS32_TLS_LE_LS", /* name */
2274 FALSE, /* partial_inplace */
2275 0xffffffff, /* src_mask */
2276 0xffffffff, /* dst_mask */
2277 FALSE), /* pcrel_offset */
2278 HOWTO (R_NDS32_EMPTY, /* type */
2279 0, /* rightshift */
2280 2, /* size (0 = byte, 1 = short, 2 = long) */
2281 32, /* bitsize */
2282 FALSE, /* pc_relative */
2283 0, /* bitpos */
2284 complain_overflow_dont, /* complain_on_overflow */
2285 nds32_elf_ignore_reloc, /* special_function */
2286 "R_NDS32_EMPTY", /* name */
2287 FALSE, /* partial_inplace */
2288 0xffffffff, /* src_mask */
2289 0xffffffff, /* dst_mask */
2290 FALSE), /* pcrel_offset */
35c08157
KLC
2291};
2292
2293\f
2294/* nds32_insertion_sort sorts an array with nmemb elements of size size.
2295 This prototype is the same as qsort (). */
2296
2297void
2298nds32_insertion_sort (void *base, size_t nmemb, size_t size,
2299 int (*compar) (const void *lhs, const void *rhs))
2300{
2301 char *ptr = (char *) base;
1c8f6a4d 2302 int i, j;
35c08157
KLC
2303 char *tmp = alloca (size);
2304
2305 /* If i is less than j, i is inserted before j.
2306
2307 |---- j ----- i --------------|
2308 \ / \ /
2309 sorted unsorted
2310 */
2311
1c8f6a4d 2312 for (i = 1; i < (int) nmemb; i++)
35c08157 2313 {
1c8f6a4d
KLC
2314 for (j = (i - 1); j >= 0; j--)
2315 if (compar (ptr + i * size, ptr + j * size) >= 0)
35c08157
KLC
2316 break;
2317
1c8f6a4d
KLC
2318 j++;
2319
35c08157 2320 if (i == j)
1c8f6a4d 2321 continue; /* i is in order. */
35c08157
KLC
2322
2323 memcpy (tmp, ptr + i * size, size);
2324 memmove (ptr + (j + 1) * size, ptr + j * size, (i - j) * size);
2325 memcpy (ptr + j * size, tmp, size);
2326 }
2327}
2328
2329/* Sort relocation by r_offset.
2330
2331 We didn't use qsort () in stdlib, because quick-sort is not a stable sorting
2332 algorithm. Relocations at the same r_offset must keep their order.
2333 For example, RELAX_ENTRY must be the very first relocation entry.
2334
2335 Currently, this function implements insertion-sort.
2336
2337 FIXME: If we already sort them in assembler, why bother sort them
2338 here again? */
2339
2340static int
2341compar_reloc (const void *lhs, const void *rhs)
2342{
2343 const Elf_Internal_Rela *l = (const Elf_Internal_Rela *) lhs;
2344 const Elf_Internal_Rela *r = (const Elf_Internal_Rela *) rhs;
2345
2346 if (l->r_offset > r->r_offset)
2347 return 1;
2348 else if (l->r_offset == r->r_offset)
2349 return 0;
2350 else
2351 return -1;
2352}
2353
2354/* Functions listed below are only used for old relocs.
2355 * nds32_elf_9_pcrel_reloc
2356 * nds32_elf_do_9_pcrel_reloc
2357 * nds32_elf_hi20_reloc
2358 * nds32_elf_relocate_hi20
2359 * nds32_elf_lo12_reloc
2360 * nds32_elf_sda15_reloc
2361 * nds32_elf_generic_reloc
2362 */
2363
2364/* Handle the R_NDS32_9_PCREL & R_NDS32_9_PCREL_RELA reloc. */
2365
2366static bfd_reloc_status_type
2367nds32_elf_9_pcrel_reloc (bfd *abfd, arelent *reloc_entry, asymbol *symbol,
2368 void *data, asection *input_section, bfd *output_bfd,
2369 char **error_message ATTRIBUTE_UNUSED)
2370{
2371 /* This part is from bfd_elf_generic_reloc. */
2372 if (output_bfd != (bfd *) NULL
2373 && (symbol->flags & BSF_SECTION_SYM) == 0
2374 && (!reloc_entry->howto->partial_inplace || reloc_entry->addend == 0))
2375 {
2376 reloc_entry->address += input_section->output_offset;
2377 return bfd_reloc_ok;
2378 }
2379
2380 if (output_bfd != NULL)
2381 {
2382 /* FIXME: See bfd_perform_relocation. Is this right? */
2383 return bfd_reloc_continue;
2384 }
2385
2386 return nds32_elf_do_9_pcrel_reloc (abfd, reloc_entry->howto,
2387 input_section,
2388 data, reloc_entry->address,
2389 symbol->section,
2390 (symbol->value
2391 + symbol->section->output_section->vma
2392 + symbol->section->output_offset),
2393 reloc_entry->addend);
2394}
2395
2396/* Utility to actually perform an R_NDS32_9_PCREL reloc. */
2397#define N_ONES(n) (((((bfd_vma) 1 << ((n) - 1)) - 1) << 1) | 1)
2398
2399static bfd_reloc_status_type
2400nds32_elf_do_9_pcrel_reloc (bfd *abfd, reloc_howto_type *howto,
2401 asection *input_section, bfd_byte *data,
1c8f6a4d
KLC
2402 bfd_vma offset,
2403 asection *symbol_section ATTRIBUTE_UNUSED,
35c08157
KLC
2404 bfd_vma symbol_value, bfd_vma addend)
2405{
2406 bfd_signed_vma relocation;
2407 unsigned short x;
2408 bfd_reloc_status_type status;
2409
2410 /* Sanity check the address (offset in section). */
2411 if (offset > bfd_get_section_limit (abfd, input_section))
2412 return bfd_reloc_outofrange;
2413
2414 relocation = symbol_value + addend;
2415 /* Make it pc relative. */
2416 relocation -= (input_section->output_section->vma
2417 + input_section->output_offset);
2418 /* These jumps mask off the lower two bits of the current address
2419 before doing pcrel calculations. */
2420 relocation -= (offset & -(bfd_vma) 2);
2421
1c8f6a4d 2422 if (relocation < -ACCURATE_8BIT_S1 || relocation >= ACCURATE_8BIT_S1)
35c08157
KLC
2423 status = bfd_reloc_overflow;
2424 else
2425 status = bfd_reloc_ok;
2426
2427 x = bfd_getb16 (data + offset);
2428
2429 relocation >>= howto->rightshift;
2430 relocation <<= howto->bitpos;
2431 x = (x & ~howto->dst_mask)
2432 | (((x & howto->src_mask) + relocation) & howto->dst_mask);
2433
2434 bfd_putb16 ((bfd_vma) x, data + offset);
2435
2436 return status;
2437}
2438
2439/* Handle the R_NDS32_HI20_[SU]LO relocs.
2440 HI20_SLO is for the add3 and load/store with displacement instructions.
2441 HI20 is for the or3 instruction.
2442 For R_NDS32_HI20_SLO, the lower 16 bits are sign extended when added to
2443 the high 16 bytes so if the lower 16 bits are negative (bit 15 == 1) then
2444 we must add one to the high 16 bytes (which will get subtracted off when
2445 the low 16 bits are added).
2446 These relocs have to be done in combination with an R_NDS32_LO12 reloc
2447 because there is a carry from the LO12 to the HI20. Here we just save
2448 the information we need; we do the actual relocation when we see the LO12.
2449 This code is copied from the elf32-mips.c. We also support an arbitrary
2450 number of HI20 relocs to be associated with a single LO12 reloc. The
2451 assembler sorts the relocs to ensure each HI20 immediately precedes its
2452 LO12. However if there are multiple copies, the assembler may not find
2453 the real LO12 so it picks the first one it finds. */
2454
2455struct nds32_hi20
2456{
2457 struct nds32_hi20 *next;
2458 bfd_byte *addr;
2459 bfd_vma addend;
2460};
2461
2462static struct nds32_hi20 *nds32_hi20_list;
2463
2464static bfd_reloc_status_type
2465nds32_elf_hi20_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,
2466 asymbol *symbol, void *data, asection *input_section,
2467 bfd *output_bfd, char **error_message ATTRIBUTE_UNUSED)
2468{
2469 bfd_reloc_status_type ret;
2470 bfd_vma relocation;
2471 struct nds32_hi20 *n;
2472
2473 /* This part is from bfd_elf_generic_reloc.
2474 If we're relocating, and this an external symbol, we don't want
2475 to change anything. */
2476 if (output_bfd != (bfd *) NULL
2477 && (symbol->flags & BSF_SECTION_SYM) == 0 && reloc_entry->addend == 0)
2478 {
2479 reloc_entry->address += input_section->output_offset;
2480 return bfd_reloc_ok;
2481 }
2482
2483 /* Sanity check the address (offset in section). */
2484 if (reloc_entry->address > bfd_get_section_limit (abfd, input_section))
2485 return bfd_reloc_outofrange;
2486
2487 ret = bfd_reloc_ok;
2488 if (bfd_is_und_section (symbol->section) && output_bfd == (bfd *) NULL)
2489 ret = bfd_reloc_undefined;
2490
2491 if (bfd_is_com_section (symbol->section))
2492 relocation = 0;
2493 else
2494 relocation = symbol->value;
2495
2496 relocation += symbol->section->output_section->vma;
2497 relocation += symbol->section->output_offset;
2498 relocation += reloc_entry->addend;
2499
2500 /* Save the information, and let LO12 do the actual relocation. */
2501 n = (struct nds32_hi20 *) bfd_malloc ((bfd_size_type) sizeof *n);
2502 if (n == NULL)
2503 return bfd_reloc_outofrange;
2504
2505 n->addr = (bfd_byte *) data + reloc_entry->address;
2506 n->addend = relocation;
2507 n->next = nds32_hi20_list;
2508 nds32_hi20_list = n;
2509
2510 if (output_bfd != (bfd *) NULL)
2511 reloc_entry->address += input_section->output_offset;
2512
2513 return ret;
2514}
2515
2516/* Handle an NDS32 ELF HI20 reloc. */
2517
2518static void
2519nds32_elf_relocate_hi20 (bfd *input_bfd ATTRIBUTE_UNUSED,
2520 int type ATTRIBUTE_UNUSED, Elf_Internal_Rela *relhi,
2521 Elf_Internal_Rela *rello, bfd_byte *contents,
2522 bfd_vma addend)
2523{
2524 unsigned long insn;
2525 bfd_vma addlo;
2526
2527 insn = bfd_getb32 (contents + relhi->r_offset);
2528
2529 addlo = bfd_getb32 (contents + rello->r_offset);
2530 addlo &= 0xfff;
2531
2532 addend += ((insn & 0xfffff) << 20) + addlo;
2533
2534 insn = (insn & 0xfff00000) | ((addend >> 12) & 0xfffff);
2535 bfd_putb32 (insn, contents + relhi->r_offset);
2536}
2537
2538/* Do an R_NDS32_LO12 relocation. This is a straightforward 12 bit
2539 inplace relocation; this function exists in order to do the
2540 R_NDS32_HI20_[SU]LO relocation described above. */
2541
2542static bfd_reloc_status_type
2543nds32_elf_lo12_reloc (bfd *input_bfd, arelent *reloc_entry, asymbol *symbol,
2544 void *data, asection *input_section, bfd *output_bfd,
2545 char **error_message)
2546{
2547 /* This part is from bfd_elf_generic_reloc.
2548 If we're relocating, and this an external symbol, we don't want
2549 to change anything. */
2550 if (output_bfd != NULL && (symbol->flags & BSF_SECTION_SYM) == 0
2551 && reloc_entry->addend == 0)
2552 {
2553 reloc_entry->address += input_section->output_offset;
2554 return bfd_reloc_ok;
2555 }
2556
2557 if (nds32_hi20_list != NULL)
2558 {
2559 struct nds32_hi20 *l;
2560
2561 l = nds32_hi20_list;
2562 while (l != NULL)
2563 {
2564 unsigned long insn;
2565 unsigned long val;
2566 unsigned long vallo;
2567 struct nds32_hi20 *next;
2568
2569 /* Do the HI20 relocation. Note that we actually don't need
2570 to know anything about the LO12 itself, except where to
2571 find the low 12 bits of the addend needed by the LO12. */
2572 insn = bfd_getb32 (l->addr);
2573 vallo = bfd_getb32 ((bfd_byte *) data + reloc_entry->address);
2574 vallo &= 0xfff;
2575 switch (reloc_entry->howto->type)
2576 {
2577 case R_NDS32_LO12S3:
2578 vallo <<= 3;
2579 break;
2580
2581 case R_NDS32_LO12S2:
2582 vallo <<= 2;
2583 break;
2584
2585 case R_NDS32_LO12S1:
2586 vallo <<= 1;
2587 break;
2588
2589 case R_NDS32_LO12S0:
2590 vallo <<= 0;
2591 break;
2592 }
2593
2594 val = ((insn & 0xfffff) << 12) + vallo;
2595 val += l->addend;
2596
2597 insn = (insn & ~(bfd_vma) 0xfffff) | ((val >> 12) & 0xfffff);
2598 bfd_putb32 ((bfd_vma) insn, l->addr);
2599
2600 next = l->next;
2601 free (l);
2602 l = next;
2603 }
2604
2605 nds32_hi20_list = NULL;
2606 }
2607
2608 /* Now do the LO12 reloc in the usual way.
2609 ??? It would be nice to call bfd_elf_generic_reloc here,
2610 but we have partial_inplace set. bfd_elf_generic_reloc will
2611 pass the handling back to bfd_install_relocation which will install
2612 a section relative addend which is wrong. */
2613 return nds32_elf_generic_reloc (input_bfd, reloc_entry, symbol, data,
2614 input_section, output_bfd, error_message);
2615}
2616
2617/* Do generic partial_inplace relocation.
2618 This is a local replacement for bfd_elf_generic_reloc. */
2619
2620static bfd_reloc_status_type
2621nds32_elf_generic_reloc (bfd *input_bfd, arelent *reloc_entry,
2622 asymbol *symbol, void *data, asection *input_section,
2623 bfd *output_bfd, char **error_message ATTRIBUTE_UNUSED)
2624{
2625 bfd_reloc_status_type ret;
2626 bfd_vma relocation;
2627 bfd_byte *inplace_address;
2628
2629 /* This part is from bfd_elf_generic_reloc.
2630 If we're relocating, and this an external symbol, we don't want
2631 to change anything. */
2632 if (output_bfd != NULL && (symbol->flags & BSF_SECTION_SYM) == 0
2633 && reloc_entry->addend == 0)
2634 {
2635 reloc_entry->address += input_section->output_offset;
2636 return bfd_reloc_ok;
2637 }
2638
2639 /* Now do the reloc in the usual way.
2640 ??? It would be nice to call bfd_elf_generic_reloc here,
2641 but we have partial_inplace set. bfd_elf_generic_reloc will
2642 pass the handling back to bfd_install_relocation which will install
2643 a section relative addend which is wrong. */
2644
2645 /* Sanity check the address (offset in section). */
2646 if (reloc_entry->address > bfd_get_section_limit (input_bfd, input_section))
2647 return bfd_reloc_outofrange;
2648
2649 ret = bfd_reloc_ok;
2650 if (bfd_is_und_section (symbol->section) && output_bfd == (bfd *) NULL)
2651 ret = bfd_reloc_undefined;
2652
2653 if (bfd_is_com_section (symbol->section) || output_bfd != (bfd *) NULL)
2654 relocation = 0;
2655 else
2656 relocation = symbol->value;
2657
2658 /* Only do this for a final link. */
2659 if (output_bfd == (bfd *) NULL)
2660 {
2661 relocation += symbol->section->output_section->vma;
2662 relocation += symbol->section->output_offset;
2663 }
2664
2665 relocation += reloc_entry->addend;
2666 switch (reloc_entry->howto->type)
2667 {
2668 case R_NDS32_LO12S3:
2669 relocation >>= 3;
2670 break;
2671
2672 case R_NDS32_LO12S2:
2673 relocation >>= 2;
2674 break;
2675
2676 case R_NDS32_LO12S1:
2677 relocation >>= 1;
2678 break;
2679
2680 case R_NDS32_LO12S0:
2681 default:
2682 relocation >>= 0;
2683 break;
2684 }
2685
2686 inplace_address = (bfd_byte *) data + reloc_entry->address;
2687
2688#define DOIT(x) \
2689 x = ((x & ~reloc_entry->howto->dst_mask) | \
2690 (((x & reloc_entry->howto->src_mask) + relocation) & \
2691 reloc_entry->howto->dst_mask))
2692
2693 switch (reloc_entry->howto->size)
2694 {
2695 case 1:
2696 {
2697 short x = bfd_getb16 (inplace_address);
2698
2699 DOIT (x);
2700 bfd_putb16 ((bfd_vma) x, inplace_address);
2701 }
2702 break;
2703 case 2:
2704 {
2705 unsigned long x = bfd_getb32 (inplace_address);
2706
2707 DOIT (x);
2708 bfd_putb32 ((bfd_vma) x, inplace_address);
2709 }
2710 break;
2711 default:
2712 BFD_ASSERT (0);
2713 }
2714
2715 if (output_bfd != (bfd *) NULL)
2716 reloc_entry->address += input_section->output_offset;
2717
2718 return ret;
2719}
2720
2721/* Handle the R_NDS32_SDA15 reloc.
2722 This reloc is used to compute the address of objects in the small data area
2723 and to perform loads and stores from that area.
2724 The lower 15 bits are sign extended and added to the register specified
2725 in the instruction, which is assumed to point to _SDA_BASE_.
2726
2727 Since the lower 15 bits offset is left-shifted 0, 1 or 2 bits depending on
2728 the access size, this must be taken care of. */
2729
2730static bfd_reloc_status_type
2731nds32_elf_sda15_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,
2732 asymbol *symbol, void *data ATTRIBUTE_UNUSED,
2733 asection *input_section, bfd *output_bfd,
2734 char **error_message ATTRIBUTE_UNUSED)
2735{
2736 /* This part is from bfd_elf_generic_reloc. */
2737 if (output_bfd != (bfd *) NULL
2738 && (symbol->flags & BSF_SECTION_SYM) == 0
2739 && (!reloc_entry->howto->partial_inplace || reloc_entry->addend == 0))
2740 {
2741 reloc_entry->address += input_section->output_offset;
2742 return bfd_reloc_ok;
2743 }
2744
2745 if (output_bfd != NULL)
2746 {
2747 /* FIXME: See bfd_perform_relocation. Is this right? */
2748 return bfd_reloc_continue;
2749 }
2750
2751 /* FIXME: not sure what to do here yet. But then again, the linker
2752 may never call us. */
2753 abort ();
2754}
2755
2756/* nds32_elf_ignore_reloc is the special function for
2757 relocation types which don't need to be relocated
2758 like relaxation relocation types.
2759 This function simply return bfd_reloc_ok when it is
2760 invoked. */
2761
2762static bfd_reloc_status_type
2763nds32_elf_ignore_reloc (bfd *abfd ATTRIBUTE_UNUSED, arelent *reloc_entry,
2764 asymbol *symbol ATTRIBUTE_UNUSED,
2765 void *data ATTRIBUTE_UNUSED, asection *input_section,
2766 bfd *output_bfd, char **error_message ATTRIBUTE_UNUSED)
2767{
2768 if (output_bfd != NULL)
2769 reloc_entry->address += input_section->output_offset;
2770
2771 return bfd_reloc_ok;
2772}
2773\f
2774
2775/* Map BFD reloc types to NDS32 ELF reloc types. */
2776
2777struct nds32_reloc_map_entry
2778{
2779 bfd_reloc_code_real_type bfd_reloc_val;
2780 unsigned char elf_reloc_val;
2781};
2782
2783static const struct nds32_reloc_map_entry nds32_reloc_map[] =
2784{
2785 {BFD_RELOC_NONE, R_NDS32_NONE},
2786 {BFD_RELOC_16, R_NDS32_16_RELA},
2787 {BFD_RELOC_32, R_NDS32_32_RELA},
2788 {BFD_RELOC_NDS32_20, R_NDS32_20_RELA},
2789 {BFD_RELOC_NDS32_5, R_NDS32_5_RELA},
2790 {BFD_RELOC_NDS32_9_PCREL, R_NDS32_9_PCREL_RELA},
2791 {BFD_RELOC_NDS32_WORD_9_PCREL, R_NDS32_WORD_9_PCREL_RELA},
2792 {BFD_RELOC_NDS32_15_PCREL, R_NDS32_15_PCREL_RELA},
2793 {BFD_RELOC_NDS32_17_PCREL, R_NDS32_17_PCREL_RELA},
2794 {BFD_RELOC_NDS32_25_PCREL, R_NDS32_25_PCREL_RELA},
2795 {BFD_RELOC_NDS32_10_UPCREL, R_NDS32_10_UPCREL_RELA},
2796 {BFD_RELOC_NDS32_HI20, R_NDS32_HI20_RELA},
2797 {BFD_RELOC_NDS32_LO12S3, R_NDS32_LO12S3_RELA},
2798 {BFD_RELOC_NDS32_LO12S2, R_NDS32_LO12S2_RELA},
2799 {BFD_RELOC_NDS32_LO12S1, R_NDS32_LO12S1_RELA},
2800 {BFD_RELOC_NDS32_LO12S0, R_NDS32_LO12S0_RELA},
2801 {BFD_RELOC_NDS32_LO12S0_ORI, R_NDS32_LO12S0_ORI_RELA},
2802 {BFD_RELOC_NDS32_SDA15S3, R_NDS32_SDA15S3_RELA},
2803 {BFD_RELOC_NDS32_SDA15S2, R_NDS32_SDA15S2_RELA},
2804 {BFD_RELOC_NDS32_SDA15S1, R_NDS32_SDA15S1_RELA},
2805 {BFD_RELOC_NDS32_SDA15S0, R_NDS32_SDA15S0_RELA},
2806 {BFD_RELOC_VTABLE_INHERIT, R_NDS32_RELA_GNU_VTINHERIT},
2807 {BFD_RELOC_VTABLE_ENTRY, R_NDS32_RELA_GNU_VTENTRY},
2808
2809 {BFD_RELOC_NDS32_GOT20, R_NDS32_GOT20},
2810 {BFD_RELOC_NDS32_9_PLTREL, R_NDS32_9_PLTREL},
2811 {BFD_RELOC_NDS32_25_PLTREL, R_NDS32_25_PLTREL},
2812 {BFD_RELOC_NDS32_COPY, R_NDS32_COPY},
2813 {BFD_RELOC_NDS32_GLOB_DAT, R_NDS32_GLOB_DAT},
2814 {BFD_RELOC_NDS32_JMP_SLOT, R_NDS32_JMP_SLOT},
2815 {BFD_RELOC_NDS32_RELATIVE, R_NDS32_RELATIVE},
2816 {BFD_RELOC_NDS32_GOTOFF, R_NDS32_GOTOFF},
2817 {BFD_RELOC_NDS32_GOTPC20, R_NDS32_GOTPC20},
2818 {BFD_RELOC_NDS32_GOT_HI20, R_NDS32_GOT_HI20},
2819 {BFD_RELOC_NDS32_GOT_LO12, R_NDS32_GOT_LO12},
2820 {BFD_RELOC_NDS32_GOT_LO15, R_NDS32_GOT_LO15},
2821 {BFD_RELOC_NDS32_GOT_LO19, R_NDS32_GOT_LO19},
2822 {BFD_RELOC_NDS32_GOTPC_HI20, R_NDS32_GOTPC_HI20},
2823 {BFD_RELOC_NDS32_GOTPC_LO12, R_NDS32_GOTPC_LO12},
2824 {BFD_RELOC_NDS32_GOTOFF_HI20, R_NDS32_GOTOFF_HI20},
2825 {BFD_RELOC_NDS32_GOTOFF_LO12, R_NDS32_GOTOFF_LO12},
2826 {BFD_RELOC_NDS32_GOTOFF_LO15, R_NDS32_GOTOFF_LO15},
2827 {BFD_RELOC_NDS32_GOTOFF_LO19, R_NDS32_GOTOFF_LO19},
2828 {BFD_RELOC_NDS32_INSN16, R_NDS32_INSN16},
2829 {BFD_RELOC_NDS32_LABEL, R_NDS32_LABEL},
2830 {BFD_RELOC_NDS32_LONGCALL1, R_NDS32_LONGCALL1},
2831 {BFD_RELOC_NDS32_LONGCALL2, R_NDS32_LONGCALL2},
2832 {BFD_RELOC_NDS32_LONGCALL3, R_NDS32_LONGCALL3},
1c8f6a4d
KLC
2833 {BFD_RELOC_NDS32_LONGCALL4, R_NDS32_LONGCALL4},
2834 {BFD_RELOC_NDS32_LONGCALL5, R_NDS32_LONGCALL5},
2835 {BFD_RELOC_NDS32_LONGCALL6, R_NDS32_LONGCALL6},
35c08157
KLC
2836 {BFD_RELOC_NDS32_LONGJUMP1, R_NDS32_LONGJUMP1},
2837 {BFD_RELOC_NDS32_LONGJUMP2, R_NDS32_LONGJUMP2},
2838 {BFD_RELOC_NDS32_LONGJUMP3, R_NDS32_LONGJUMP3},
1c8f6a4d
KLC
2839 {BFD_RELOC_NDS32_LONGJUMP4, R_NDS32_LONGJUMP4},
2840 {BFD_RELOC_NDS32_LONGJUMP5, R_NDS32_LONGJUMP5},
2841 {BFD_RELOC_NDS32_LONGJUMP6, R_NDS32_LONGJUMP6},
2842 {BFD_RELOC_NDS32_LONGJUMP7, R_NDS32_LONGJUMP7},
35c08157
KLC
2843 {BFD_RELOC_NDS32_LOADSTORE, R_NDS32_LOADSTORE},
2844 {BFD_RELOC_NDS32_9_FIXED, R_NDS32_9_FIXED_RELA},
2845 {BFD_RELOC_NDS32_15_FIXED, R_NDS32_15_FIXED_RELA},
2846 {BFD_RELOC_NDS32_17_FIXED, R_NDS32_17_FIXED_RELA},
2847 {BFD_RELOC_NDS32_25_FIXED, R_NDS32_25_FIXED_RELA},
2848 {BFD_RELOC_NDS32_PLTREL_HI20, R_NDS32_PLTREL_HI20},
2849 {BFD_RELOC_NDS32_PLTREL_LO12, R_NDS32_PLTREL_LO12},
2850 {BFD_RELOC_NDS32_PLT_GOTREL_HI20, R_NDS32_PLT_GOTREL_HI20},
2851 {BFD_RELOC_NDS32_PLT_GOTREL_LO12, R_NDS32_PLT_GOTREL_LO12},
2852 {BFD_RELOC_NDS32_PLT_GOTREL_LO15, R_NDS32_PLT_GOTREL_LO15},
2853 {BFD_RELOC_NDS32_PLT_GOTREL_LO19, R_NDS32_PLT_GOTREL_LO19},
2854 {BFD_RELOC_NDS32_PLT_GOTREL_LO20, R_NDS32_PLT_GOTREL_LO20},
2855 {BFD_RELOC_NDS32_SDA12S2_DP, R_NDS32_SDA12S2_DP_RELA},
2856 {BFD_RELOC_NDS32_SDA12S2_SP, R_NDS32_SDA12S2_SP_RELA},
2857 {BFD_RELOC_NDS32_LO12S2_DP, R_NDS32_LO12S2_DP_RELA},
2858 {BFD_RELOC_NDS32_LO12S2_SP, R_NDS32_LO12S2_SP_RELA},
2859 {BFD_RELOC_NDS32_SDA16S3, R_NDS32_SDA16S3_RELA},
2860 {BFD_RELOC_NDS32_SDA17S2, R_NDS32_SDA17S2_RELA},
2861 {BFD_RELOC_NDS32_SDA18S1, R_NDS32_SDA18S1_RELA},
2862 {BFD_RELOC_NDS32_SDA19S0, R_NDS32_SDA19S0_RELA},
2863 {BFD_RELOC_NDS32_SDA_FP7U2_RELA, R_NDS32_SDA_FP7U2_RELA},
2864 {BFD_RELOC_NDS32_DWARF2_OP1, R_NDS32_DWARF2_OP1_RELA},
2865 {BFD_RELOC_NDS32_DWARF2_OP2, R_NDS32_DWARF2_OP2_RELA},
2866 {BFD_RELOC_NDS32_DWARF2_LEB, R_NDS32_DWARF2_LEB_RELA},
2867 {BFD_RELOC_NDS32_UPDATE_TA, R_NDS32_UPDATE_TA_RELA},
2868 {BFD_RELOC_NDS32_GOT_SUFF, R_NDS32_GOT_SUFF},
2869 {BFD_RELOC_NDS32_GOTOFF_SUFF, R_NDS32_GOTOFF_SUFF},
2870 {BFD_RELOC_NDS32_GOT15S2, R_NDS32_GOT15S2_RELA},
2871 {BFD_RELOC_NDS32_GOT17S2, R_NDS32_GOT17S2_RELA},
2872 {BFD_RELOC_NDS32_PTR, R_NDS32_PTR},
2873 {BFD_RELOC_NDS32_PTR_COUNT, R_NDS32_PTR_COUNT},
2874 {BFD_RELOC_NDS32_PLT_GOT_SUFF, R_NDS32_PLT_GOT_SUFF},
2875 {BFD_RELOC_NDS32_PTR_RESOLVED, R_NDS32_PTR_RESOLVED},
2876 {BFD_RELOC_NDS32_RELAX_ENTRY, R_NDS32_RELAX_ENTRY},
2877 {BFD_RELOC_NDS32_MULCALL_SUFF, R_NDS32_MULCALL_SUFF},
2878 {BFD_RELOC_NDS32_PLTBLOCK, R_NDS32_PLTBLOCK},
2879 {BFD_RELOC_NDS32_RELAX_REGION_BEGIN, R_NDS32_RELAX_REGION_BEGIN},
2880 {BFD_RELOC_NDS32_RELAX_REGION_END, R_NDS32_RELAX_REGION_END},
2881 {BFD_RELOC_NDS32_MINUEND, R_NDS32_MINUEND},
2882 {BFD_RELOC_NDS32_SUBTRAHEND, R_NDS32_SUBTRAHEND},
1c8f6a4d 2883 {BFD_RELOC_NDS32_EMPTY, R_NDS32_EMPTY},
35c08157
KLC
2884
2885 {BFD_RELOC_NDS32_DIFF8, R_NDS32_DIFF8},
2886 {BFD_RELOC_NDS32_DIFF16, R_NDS32_DIFF16},
2887 {BFD_RELOC_NDS32_DIFF32, R_NDS32_DIFF32},
2888 {BFD_RELOC_NDS32_DIFF_ULEB128, R_NDS32_DIFF_ULEB128},
2889 {BFD_RELOC_NDS32_25_ABS, R_NDS32_25_ABS_RELA},
2890 {BFD_RELOC_NDS32_DATA, R_NDS32_DATA},
2891 {BFD_RELOC_NDS32_TRAN, R_NDS32_TRAN},
2892 {BFD_RELOC_NDS32_17IFC_PCREL, R_NDS32_17IFC_PCREL_RELA},
2893 {BFD_RELOC_NDS32_10IFCU_PCREL, R_NDS32_10IFCU_PCREL_RELA},
1c8f6a4d
KLC
2894 {BFD_RELOC_NDS32_TLS_LE_HI20, R_NDS32_TLS_LE_HI20},
2895 {BFD_RELOC_NDS32_TLS_LE_LO12, R_NDS32_TLS_LE_LO12},
2896 {BFD_RELOC_NDS32_TLS_LE_ADD, R_NDS32_TLS_LE_ADD},
2897 {BFD_RELOC_NDS32_TLS_LE_LS, R_NDS32_TLS_LE_LS},
2898 {BFD_RELOC_NDS32_TLS_IE_HI20, R_NDS32_TLS_IE_HI20},
2899 {BFD_RELOC_NDS32_TLS_IE_LO12S2, R_NDS32_TLS_IE_LO12S2},
2900 {BFD_RELOC_NDS32_TLS_TPOFF, R_NDS32_TLS_TPOFF},
2901 {BFD_RELOC_NDS32_TLS_LE_20, R_NDS32_TLS_LE_20},
2902 {BFD_RELOC_NDS32_TLS_LE_15S0, R_NDS32_TLS_LE_15S0},
2903 {BFD_RELOC_NDS32_TLS_LE_15S1, R_NDS32_TLS_LE_15S1},
2904 {BFD_RELOC_NDS32_TLS_LE_15S2, R_NDS32_TLS_LE_15S2},
35c08157
KLC
2905};
2906
2907/* Patch tag. */
2908
2909static reloc_howto_type *
2910bfd_elf32_bfd_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,
2911 const char *r_name)
2912{
2913 unsigned int i;
2914
2915 for (i = 0; i < ARRAY_SIZE (nds32_elf_howto_table); i++)
2916 if (nds32_elf_howto_table[i].name != NULL
2917 && strcasecmp (nds32_elf_howto_table[i].name, r_name) == 0)
2918 return &nds32_elf_howto_table[i];
2919
2920 for (i = 0; i < ARRAY_SIZE (nds32_elf_relax_howto_table); i++)
2921 if (nds32_elf_relax_howto_table[i].name != NULL
2922 && strcasecmp (nds32_elf_relax_howto_table[i].name, r_name) == 0)
2923 return &nds32_elf_relax_howto_table[i];
2924
2925 return NULL;
2926}
2927
2928static reloc_howto_type *
2929bfd_elf32_bfd_reloc_type_table_lookup (enum elf_nds32_reloc_type code)
2930{
2931 if (code < R_NDS32_RELAX_ENTRY)
2932 {
2933 BFD_ASSERT (code < ARRAY_SIZE (nds32_elf_howto_table));
2934 return &nds32_elf_howto_table[code];
2935 }
2936 else
2937 {
2938 BFD_ASSERT ((size_t) (code - R_NDS32_RELAX_ENTRY)
2939 < ARRAY_SIZE (nds32_elf_relax_howto_table));
2940 return &nds32_elf_relax_howto_table[code - R_NDS32_RELAX_ENTRY];
2941 }
2942}
2943
2944static reloc_howto_type *
2945bfd_elf32_bfd_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,
2946 bfd_reloc_code_real_type code)
2947{
2948 unsigned int i;
2949
2950 for (i = 0; i < ARRAY_SIZE (nds32_reloc_map); i++)
2951 {
2952 if (nds32_reloc_map[i].bfd_reloc_val == code)
2953 return bfd_elf32_bfd_reloc_type_table_lookup
2954 (nds32_reloc_map[i].elf_reloc_val);
2955 }
2956
2957 return NULL;
2958}
2959
2960/* Set the howto pointer for an NDS32 ELF reloc. */
2961
2962static void
2963nds32_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED, arelent *cache_ptr,
2964 Elf_Internal_Rela *dst)
2965{
2966 enum elf_nds32_reloc_type r_type;
2967
2968 r_type = ELF32_R_TYPE (dst->r_info);
5860e3f8
NC
2969 if (r_type > R_NDS32_GNU_VTENTRY)
2970 {
64d29018 2971 _bfd_error_handler (_("%B: invalid NDS32 reloc number: %d"), abfd, r_type);
5860e3f8
NC
2972 r_type = 0;
2973 }
35c08157
KLC
2974 cache_ptr->howto = bfd_elf32_bfd_reloc_type_table_lookup (r_type);
2975}
2976
2977static void
2978nds32_info_to_howto (bfd *abfd ATTRIBUTE_UNUSED, arelent *cache_ptr,
2979 Elf_Internal_Rela *dst)
2980{
2981 BFD_ASSERT ((ELF32_R_TYPE (dst->r_info) == R_NDS32_NONE)
2982 || ((ELF32_R_TYPE (dst->r_info) > R_NDS32_GNU_VTENTRY)
2983 && (ELF32_R_TYPE (dst->r_info) < R_NDS32_max)));
2984 cache_ptr->howto = bfd_elf32_bfd_reloc_type_table_lookup (ELF32_R_TYPE (dst->r_info));
2985}
2986
2987/* Support for core dump NOTE sections.
2988 Reference to include/linux/elfcore.h in Linux. */
2989
2990static bfd_boolean
2991nds32_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)
2992{
2993 int offset;
2994 size_t size;
2995
2996 switch (note->descsz)
2997 {
2998 case 0x114:
2999 /* Linux/NDS32 32-bit, ABI1 */
3000
3001 /* pr_cursig */
3002 elf_tdata (abfd)->core->signal = bfd_get_16 (abfd, note->descdata + 12);
3003
3004 /* pr_pid */
3005 elf_tdata (abfd)->core->pid = bfd_get_32 (abfd, note->descdata + 24);
3006
3007 /* pr_reg */
3008 offset = 72;
3009 size = 200;
3010 break;
3011
3012 case 0xfc:
3013 /* Linux/NDS32 32-bit */
3014
3015 /* pr_cursig */
3016 elf_tdata (abfd)->core->signal = bfd_get_16 (abfd, note->descdata + 12);
3017
3018 /* pr_pid */
3019 elf_tdata (abfd)->core->pid = bfd_get_32 (abfd, note->descdata + 24);
3020
3021 /* pr_reg */
3022 offset = 72;
3023 size = 176;
3024 break;
3025
3026 default:
3027 return FALSE;
3028 }
3029
3030 /* Make a ".reg" section. */
3031 return _bfd_elfcore_make_pseudosection (abfd, ".reg",
3032 size, note->descpos + offset);
3033}
3034
3035static bfd_boolean
3036nds32_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)
3037{
3038 switch (note->descsz)
3039 {
3040 case 124:
3041 /* Linux/NDS32 */
3042
3043 /* __kernel_uid_t, __kernel_gid_t are short on NDS32 platform. */
3044 elf_tdata (abfd)->core->program =
3045 _bfd_elfcore_strndup (abfd, note->descdata + 28, 16);
3046 elf_tdata (abfd)->core->command =
3047 _bfd_elfcore_strndup (abfd, note->descdata + 44, 80);
3048
3049 default:
3050 return FALSE;
3051 }
3052
3053 /* Note that for some reason, a spurious space is tacked
3054 onto the end of the args in some (at least one anyway)
3055 implementations, so strip it off if it exists. */
3056 {
3057 char *command = elf_tdata (abfd)->core->command;
3058 int n = strlen (command);
3059
3060 if (0 < n && command[n - 1] == ' ')
3061 command[n - 1] = '\0';
3062 }
3063
3064 return TRUE;
3065}
3066
3067/* Hook called by the linker routine which adds symbols from an object
3068 file. We must handle the special NDS32 section numbers here.
3069 We also keep watching for whether we need to create the sdata special
3070 linker sections. */
3071
3072static bfd_boolean
3073nds32_elf_add_symbol_hook (bfd *abfd,
3074 struct bfd_link_info *info ATTRIBUTE_UNUSED,
3075 Elf_Internal_Sym *sym,
3076 const char **namep ATTRIBUTE_UNUSED,
3077 flagword *flagsp ATTRIBUTE_UNUSED,
3078 asection **secp, bfd_vma *valp)
3079{
3080 switch (sym->st_shndx)
3081 {
3082 case SHN_COMMON:
3083 /* Common symbols less than the GP size are automatically
3084 treated as SHN_MIPS_SCOMMON symbols. */
3085 if (sym->st_size > elf_gp_size (abfd)
3086 || ELF_ST_TYPE (sym->st_info) == STT_TLS)
3087 break;
3088
3089 /* st_value is the alignemnt constraint.
3090 That might be its actual size if it is an array or structure. */
3091 switch (sym->st_value)
3092 {
3093 case 1:
3094 *secp = bfd_make_section_old_way (abfd, ".scommon_b");
3095 break;
3096 case 2:
3097 *secp = bfd_make_section_old_way (abfd, ".scommon_h");
3098 break;
3099 case 4:
3100 *secp = bfd_make_section_old_way (abfd, ".scommon_w");
3101 break;
3102 case 8:
3103 *secp = bfd_make_section_old_way (abfd, ".scommon_d");
3104 break;
3105 default:
3106 return TRUE;
3107 }
3108
3109 (*secp)->flags |= SEC_IS_COMMON;
3110 *valp = sym->st_size;
3111 break;
3112 }
3113
3114 return TRUE;
3115}
3116
3117
3118/* This function can figure out the best location for a base register to access
3119 data relative to this base register
3120 INPUT:
3121 sda_d0: size of first DOUBLE WORD data section
3122 sda_w0: size of first WORD data section
3123 sda_h0: size of first HALF WORD data section
3124 sda_b : size of BYTE data section
3125 sda_hi: size of second HALF WORD data section
3126 sda_w1: size of second WORD data section
3127 sda_d1: size of second DOUBLE WORD data section
3128 OUTPUT:
3129 offset (always positive) from the beginning of sda_d0 if OK
3130 a negative error value if fail
3131 NOTE:
3132 these 7 sections have to be located back to back if exist
3133 a pass in 0 value for non-existing section */
3134
3135/* Due to the interpretation of simm15 field of load/store depending on
3136 data accessing size, the organization of base register relative data shall
3137 like the following figure
3138 -------------------------------------------
3139 | DOUBLE WORD sized data (range +/- 128K)
3140 -------------------------------------------
3141 | WORD sized data (range +/- 64K)
3142 -------------------------------------------
3143 | HALF WORD sized data (range +/- 32K)
3144 -------------------------------------------
3145 | BYTE sized data (range +/- 16K)
3146 -------------------------------------------
3147 | HALF WORD sized data (range +/- 32K)
3148 -------------------------------------------
3149 | WORD sized data (range +/- 64K)
3150 -------------------------------------------
3151 | DOUBLE WORD sized data (range +/- 128K)
3152 -------------------------------------------
3153 Its base register shall be set to access these data freely. */
3154
3155/* We have to figure out the SDA_BASE value, so that we can adjust the
3156 symbol value correctly. We look up the symbol _SDA_BASE_ in the output
3157 BFD. If we can't find it, we're stuck. We cache it in the ELF
3158 target data. We don't need to adjust the symbol value for an
3159 external symbol if we are producing relocatable output. */
3160
3161static asection *sda_rela_sec = NULL;
3162
1c8f6a4d 3163#define SDA_SECTION_NUM 10
35c08157
KLC
3164
3165static bfd_reloc_status_type
3166nds32_elf_final_sda_base (bfd *output_bfd, struct bfd_link_info *info,
3167 bfd_vma *psb, bfd_boolean add_symbol)
3168{
3169 int relax_fp_as_gp;
3170 struct elf_nds32_link_hash_table *table;
3171 struct bfd_link_hash_entry *h, *h2;
1c8f6a4d 3172 long unsigned int total = 0;
35c08157
KLC
3173
3174 h = bfd_link_hash_lookup (info->hash, "_SDA_BASE_", FALSE, FALSE, TRUE);
3175 if (!h || (h->type != bfd_link_hash_defined && h->type != bfd_link_hash_defweak))
3176 {
3177 asection *first = NULL, *final = NULL, *temp;
3178 bfd_vma sda_base;
3179 /* The first section must be 4-byte aligned to promise _SDA_BASE_ being
3180 4 byte-aligned. Therefore, it has to set the first section ".data"
3181 4 byte-aligned. */
3182 static const char sec_name[SDA_SECTION_NUM][10] =
3183 {
3184 ".data", ".got", ".sdata_d", ".sdata_w", ".sdata_h", ".sdata_b",
1c8f6a4d 3185 ".sbss_b", ".sbss_h", ".sbss_w", ".sbss_d"
35c08157
KLC
3186 };
3187 size_t i = 0;
3188
3189 if (output_bfd->sections == NULL)
3190 {
3191 *psb = elf_gp (output_bfd);
3192 return bfd_reloc_ok;
3193 }
3194
3195 /* Get the first and final section. */
1c8f6a4d 3196 while (i < sizeof (sec_name) / sizeof (sec_name [0]))
35c08157
KLC
3197 {
3198 temp = bfd_get_section_by_name (output_bfd, sec_name[i]);
3199 if (temp && !first && (temp->size != 0 || temp->rawsize != 0))
3200 first = temp;
3201 if (temp && (temp->size != 0 || temp->rawsize != 0))
3202 final = temp;
1c8f6a4d
KLC
3203
3204 /* Summarize the sections in order to check if joining .bss. */
3205 if (temp && temp->size != 0)
3206 total += temp->size;
3207 else if (temp && temp->rawsize != 0)
3208 total += temp->rawsize;
3209
35c08157
KLC
3210 i++;
3211 }
3212
1c8f6a4d
KLC
3213 /* Check .bss size. */
3214 temp = bfd_get_section_by_name (output_bfd, ".bss");
3215 if (temp)
3216 {
3217 if (temp->size != 0)
3218 total += temp->size;
3219 else if (temp->rawsize != 0)
3220 total += temp->rawsize;
3221
3222 if (total < 0x80000)
3223 {
3224 if (!first && (temp->size != 0 || temp->rawsize != 0))
3225 first = temp;
3226 if ((temp->size != 0 || temp->rawsize != 0))
3227 final = temp;
3228 }
3229 }
3230
35c08157
KLC
3231 if (first && final)
3232 {
3233 /* The middle of data region. */
1c8f6a4d 3234 sda_base = final->vma / 2 + final->rawsize / 2 + first->vma / 2;
35c08157
KLC
3235
3236 /* Find the section sda_base located. */
3237 i = 0;
1c8f6a4d 3238 while (i < sizeof (sec_name) / sizeof (sec_name [0]))
35c08157
KLC
3239 {
3240 final = bfd_get_section_by_name (output_bfd, sec_name[i]);
3241 if (final && (final->size != 0 || final->rawsize != 0)
3242 && sda_base >= final->vma)
3243 {
3244 first = final;
3245 i++;
3246 }
3247 else
3248 break;
3249 }
3250 }
3251 else
3252 {
3253 /* There is not any data section in output bfd, and set _SDA_BASE_ in
3254 first output section. */
3255 first = output_bfd->sections;
3256 while (first && first->size == 0 && first->rawsize == 0)
3257 first = first->next;
3258 if (!first)
3259 {
3260 *psb = elf_gp (output_bfd);
3261 return bfd_reloc_ok;
3262 }
1c8f6a4d 3263 sda_base = first->vma + first->rawsize;
35c08157
KLC
3264 }
3265
3266 sda_base -= first->vma;
3267 sda_base = sda_base & (~7);
3268
3269 if (!_bfd_generic_link_add_one_symbol
3270 (info, output_bfd, "_SDA_BASE_", BSF_GLOBAL | BSF_WEAK, first,
3271 (bfd_vma) sda_base, (const char *) NULL, FALSE,
3272 get_elf_backend_data (output_bfd)->collect, &h))
3273 return FALSE;
3274
3275 sda_rela_sec = first;
3276
3277 table = nds32_elf_hash_table (info);
3278 relax_fp_as_gp = table->relax_fp_as_gp;
3279 if (relax_fp_as_gp)
3280 {
3281 h2 = bfd_link_hash_lookup (info->hash, FP_BASE_NAME,
3282 FALSE, FALSE, FALSE);
3283 /* Define a weak FP_BASE_NAME here to prevent the undefined symbol.
3284 And set FP equal to SDA_BASE to do relaxation for
3285 la $fp, _FP_BASE_. */
3286 if (!_bfd_generic_link_add_one_symbol
3287 (info, output_bfd, FP_BASE_NAME, BSF_GLOBAL | BSF_WEAK,
3288 first, (bfd_vma) sda_base, (const char *) NULL,
3289 FALSE, get_elf_backend_data (output_bfd)->collect, &h2))
3290 return FALSE;
3291 }
3292 }
3293
3294 if (add_symbol == TRUE)
3295 {
3296 if (h)
3297 {
3298 /* Now set gp. */
3299 elf_gp (output_bfd) = (h->u.def.value
3300 + h->u.def.section->output_section->vma
3301 + h->u.def.section->output_offset);
3302 }
3303 else
3304 {
3305 (*_bfd_error_handler) (_("error: Can't find symbol: _SDA_BASE_."));
3306 return bfd_reloc_dangerous;
3307 }
3308 }
3309
3310 *psb = h->u.def.value + h->u.def.section->output_section->vma
3311 + h->u.def.section->output_offset;
3312 return bfd_reloc_ok;
3313}
3314\f
3315
3316/* Return size of a PLT entry. */
3317#define elf_nds32_sizeof_plt(info) PLT_ENTRY_SIZE
3318
3319
3320/* Create an entry in an nds32 ELF linker hash table. */
3321
3322static struct bfd_hash_entry *
3323nds32_elf_link_hash_newfunc (struct bfd_hash_entry *entry,
3324 struct bfd_hash_table *table,
3325 const char *string)
3326{
3327 struct elf_nds32_link_hash_entry *ret;
3328
3329 ret = (struct elf_nds32_link_hash_entry *) entry;
3330
3331 /* Allocate the structure if it has not already been allocated by a
3332 subclass. */
3333 if (ret == NULL)
3334 ret = (struct elf_nds32_link_hash_entry *)
3335 bfd_hash_allocate (table, sizeof (struct elf_nds32_link_hash_entry));
3336
3337 if (ret == NULL)
3338 return (struct bfd_hash_entry *) ret;
3339
3340 /* Call the allocation method of the superclass. */
3341 ret = (struct elf_nds32_link_hash_entry *)
3342 _bfd_elf_link_hash_newfunc ((struct bfd_hash_entry *) ret, table, string);
3343
3344 if (ret != NULL)
3345 {
3346 struct elf_nds32_link_hash_entry *eh;
3347
3348 eh = (struct elf_nds32_link_hash_entry *) ret;
3349 eh->dyn_relocs = NULL;
1c8f6a4d 3350 eh->tls_type = GOT_UNKNOWN;
35c08157
KLC
3351 }
3352
3353 return (struct bfd_hash_entry *) ret;
3354}
3355
3356/* Create an nds32 ELF linker hash table. */
3357
3358static struct bfd_link_hash_table *
3359nds32_elf_link_hash_table_create (bfd *abfd)
3360{
3361 struct elf_nds32_link_hash_table *ret;
3362
3363 bfd_size_type amt = sizeof (struct elf_nds32_link_hash_table);
3364
3365 ret = (struct elf_nds32_link_hash_table *) bfd_zmalloc (amt);
3366 if (ret == NULL)
3367 return NULL;
3368
3369 /* patch tag. */
3370 if (!_bfd_elf_link_hash_table_init (&ret->root, abfd,
3371 nds32_elf_link_hash_newfunc,
3372 sizeof (struct elf_nds32_link_hash_entry),
3373 NDS32_ELF_DATA))
3374 {
3375 free (ret);
3376 return NULL;
3377 }
3378
3379 ret->sgot = NULL;
3380 ret->sgotplt = NULL;
3381 ret->srelgot = NULL;
3382 ret->splt = NULL;
3383 ret->srelplt = NULL;
3384 ret->sdynbss = NULL;
3385 ret->srelbss = NULL;
3386 ret->sym_ld_script = NULL;
3387 ret->ex9_export_file = NULL;
3388 ret->ex9_import_file = NULL;
3389
3390 return &ret->root.root;
3391}
3392
3393/* Create .got, .gotplt, and .rela.got sections in DYNOBJ, and set up
3394 shortcuts to them in our hash table. */
3395
3396static bfd_boolean
3397create_got_section (bfd *dynobj, struct bfd_link_info *info)
3398{
3399 struct elf_nds32_link_hash_table *htab;
3400
3401 if (!_bfd_elf_create_got_section (dynobj, info))
3402 return FALSE;
3403
3404 htab = nds32_elf_hash_table (info);
3405 htab->sgot = bfd_get_section_by_name (dynobj, ".got");
3406 htab->sgotplt = bfd_get_section_by_name (dynobj, ".got.plt");
3407 if (!htab->sgot || !htab->sgotplt)
3408 abort ();
3409
3410 /* _bfd_elf_create_got_section will create it for us. */
3411 htab->srelgot = bfd_get_section_by_name (dynobj, ".rela.got");
3412 if (htab->srelgot == NULL
3413 || !bfd_set_section_flags (dynobj, htab->srelgot,
3414 (SEC_ALLOC | SEC_LOAD | SEC_HAS_CONTENTS
3415 | SEC_IN_MEMORY | SEC_LINKER_CREATED
3416 | SEC_READONLY))
3417 || !bfd_set_section_alignment (dynobj, htab->srelgot, 2))
3418 return FALSE;
3419
3420 return TRUE;
3421}
3422
3423/* Create dynamic sections when linking against a dynamic object. */
3424
3425static bfd_boolean
3426nds32_elf_create_dynamic_sections (bfd *abfd, struct bfd_link_info *info)
3427{
3428 struct elf_nds32_link_hash_table *htab;
3429 flagword flags, pltflags;
3430 register asection *s;
3431 const struct elf_backend_data *bed;
3432 int ptralign = 2; /* 32-bit */
3433
3434 bed = get_elf_backend_data (abfd);
3435
3436 htab = nds32_elf_hash_table (info);
3437
3438 /* We need to create .plt, .rel[a].plt, .got, .got.plt, .dynbss, and
3439 .rel[a].bss sections. */
3440
3441 flags = (SEC_ALLOC | SEC_LOAD | SEC_HAS_CONTENTS | SEC_IN_MEMORY
3442 | SEC_LINKER_CREATED);
3443
3444 pltflags = flags;
3445 pltflags |= SEC_CODE;
3446 if (bed->plt_not_loaded)
3447 pltflags &= ~(SEC_LOAD | SEC_HAS_CONTENTS);
3448 if (bed->plt_readonly)
3449 pltflags |= SEC_READONLY;
3450
3451 s = bfd_make_section (abfd, ".plt");
3452 htab->splt = s;
3453 if (s == NULL
3454 || !bfd_set_section_flags (abfd, s, pltflags)
3455 || !bfd_set_section_alignment (abfd, s, bed->plt_alignment))
3456 return FALSE;
3457
3458 if (bed->want_plt_sym)
3459 {
3460 /* Define the symbol _PROCEDURE_LINKAGE_TABLE_ at the start of the
3461 .plt section. */
3462 struct bfd_link_hash_entry *bh = NULL;
3463 struct elf_link_hash_entry *h;
3464
3465 if (!(_bfd_generic_link_add_one_symbol
3466 (info, abfd, "_PROCEDURE_LINKAGE_TABLE_", BSF_GLOBAL, s,
3467 (bfd_vma) 0, (const char *) NULL, FALSE,
3468 get_elf_backend_data (abfd)->collect, &bh)))
3469 return FALSE;
3470
3471 h = (struct elf_link_hash_entry *) bh;
3472 h->def_regular = 1;
3473 h->type = STT_OBJECT;
3474
0e1862bb 3475 if (bfd_link_pic (info) && !bfd_elf_link_record_dynamic_symbol (info, h))
35c08157
KLC
3476 return FALSE;
3477 }
3478
3479 s = bfd_make_section (abfd,
3480 bed->default_use_rela_p ? ".rela.plt" : ".rel.plt");
3481 htab->srelplt = s;
3482 if (s == NULL
3483 || !bfd_set_section_flags (abfd, s, flags | SEC_READONLY)
3484 || !bfd_set_section_alignment (abfd, s, ptralign))
3485 return FALSE;
3486
3487 if (htab->sgot == NULL && !create_got_section (abfd, info))
3488 return FALSE;
3489
3490 {
3491 const char *secname;
3492 char *relname;
3493 flagword secflags;
3494 asection *sec;
3495
3496 for (sec = abfd->sections; sec; sec = sec->next)
3497 {
3498 secflags = bfd_get_section_flags (abfd, sec);
3499 if ((secflags & (SEC_DATA | SEC_LINKER_CREATED))
3500 || ((secflags & SEC_HAS_CONTENTS) != SEC_HAS_CONTENTS))
3501 continue;
3502 secname = bfd_get_section_name (abfd, sec);
3503 relname = (char *) bfd_malloc ((bfd_size_type) strlen (secname) + 6);
3504 strcpy (relname, ".rela");
3505 strcat (relname, secname);
3506 if (bfd_get_section_by_name (abfd, secname))
3507 continue;
3508 s = bfd_make_section (abfd, relname);
3509 if (s == NULL
3510 || !bfd_set_section_flags (abfd, s, flags | SEC_READONLY)
3511 || !bfd_set_section_alignment (abfd, s, ptralign))
3512 return FALSE;
3513 }
3514 }
3515
3516 if (bed->want_dynbss)
3517 {
3518 /* The .dynbss section is a place to put symbols which are defined
3519 by dynamic objects, are referenced by regular objects, and are
3520 not functions. We must allocate space for them in the process
3521 image and use a R_*_COPY reloc to tell the dynamic linker to
3522 initialize them at run time. The linker script puts the .dynbss
3523 section into the .bss section of the final image. */
3524 s = bfd_make_section (abfd, ".dynbss");
3525 htab->sdynbss = s;
3526 if (s == NULL
3527 || !bfd_set_section_flags (abfd, s, SEC_ALLOC | SEC_LINKER_CREATED))
3528 return FALSE;
3529 /* The .rel[a].bss section holds copy relocs. This section is not
3530 normally needed. We need to create it here, though, so that the
3531 linker will map it to an output section. We can't just create it
3532 only if we need it, because we will not know whether we need it
3533 until we have seen all the input files, and the first time the
3534 main linker code calls BFD after examining all the input files
3535 (size_dynamic_sections) the input sections have already been
3536 mapped to the output sections. If the section turns out not to
3537 be needed, we can discard it later. We will never need this
3538 section when generating a shared object, since they do not use
3539 copy relocs. */
0e1862bb 3540 if (!bfd_link_pic (info))
35c08157
KLC
3541 {
3542 s = bfd_make_section (abfd, (bed->default_use_rela_p
3543 ? ".rela.bss" : ".rel.bss"));
3544 htab->srelbss = s;
3545 if (s == NULL
3546 || !bfd_set_section_flags (abfd, s, flags | SEC_READONLY)
3547 || !bfd_set_section_alignment (abfd, s, ptralign))
3548 return FALSE;
3549 }
3550 }
3551
3552 return TRUE;
3553}
3554
3555/* Copy the extra info we tack onto an elf_link_hash_entry. */
3556static void
3557nds32_elf_copy_indirect_symbol (struct bfd_link_info *info,
3558 struct elf_link_hash_entry *dir,
3559 struct elf_link_hash_entry *ind)
3560{
3561 struct elf_nds32_link_hash_entry *edir, *eind;
3562
3563 edir = (struct elf_nds32_link_hash_entry *) dir;
3564 eind = (struct elf_nds32_link_hash_entry *) ind;
3565
3566 if (eind->dyn_relocs != NULL)
3567 {
3568 if (edir->dyn_relocs != NULL)
3569 {
3570 struct elf_nds32_dyn_relocs **pp;
3571 struct elf_nds32_dyn_relocs *p;
3572
3573 if (ind->root.type == bfd_link_hash_indirect)
3574 abort ();
3575
3576 /* Add reloc counts against the weak sym to the strong sym
3577 list. Merge any entries against the same section. */
3578 for (pp = &eind->dyn_relocs; (p = *pp) != NULL;)
3579 {
3580 struct elf_nds32_dyn_relocs *q;
3581
3582 for (q = edir->dyn_relocs; q != NULL; q = q->next)
3583 if (q->sec == p->sec)
3584 {
3585 q->pc_count += p->pc_count;
3586 q->count += p->count;
3587 *pp = p->next;
3588 break;
3589 }
3590 if (q == NULL)
3591 pp = &p->next;
3592 }
3593 *pp = edir->dyn_relocs;
3594 }
3595
3596 edir->dyn_relocs = eind->dyn_relocs;
3597 eind->dyn_relocs = NULL;
3598 }
3599
3600 _bfd_elf_link_hash_copy_indirect (info, dir, ind);
3601}
3602\f
3603
3604/* Adjust a symbol defined by a dynamic object and referenced by a
3605 regular object. The current definition is in some section of the
3606 dynamic object, but we're not including those sections. We have to
3607 change the definition to something the rest of the link can
3608 understand. */
3609
3610static bfd_boolean
3611nds32_elf_adjust_dynamic_symbol (struct bfd_link_info *info,
3612 struct elf_link_hash_entry *h)
3613{
3614 struct elf_nds32_link_hash_table *htab;
3615 struct elf_nds32_link_hash_entry *eh;
3616 struct elf_nds32_dyn_relocs *p;
3617 bfd *dynobj;
3618 asection *s;
3619 unsigned int power_of_two;
3620
3621 dynobj = elf_hash_table (info)->dynobj;
3622
3623 /* Make sure we know what is going on here. */
3624 BFD_ASSERT (dynobj != NULL
3625 && (h->needs_plt
3626 || h->u.weakdef != NULL
3627 || (h->def_dynamic && h->ref_regular && !h->def_regular)));
3628
3629
3630 /* If this is a function, put it in the procedure linkage table. We
3631 will fill in the contents of the procedure linkage table later,
3632 when we know the address of the .got section. */
3633 if (h->type == STT_FUNC || h->needs_plt)
3634 {
0e1862bb 3635 if (!bfd_link_pic (info)
35c08157
KLC
3636 && !h->def_dynamic
3637 && !h->ref_dynamic
3638 && h->root.type != bfd_link_hash_undefweak
3639 && h->root.type != bfd_link_hash_undefined)
3640 {
3641 /* This case can occur if we saw a PLT reloc in an input
3642 file, but the symbol was never referred to by a dynamic
3643 object. In such a case, we don't actually need to build
3644 a procedure linkage table, and we can just do a PCREL
3645 reloc instead. */
3646 h->plt.offset = (bfd_vma) - 1;
3647 h->needs_plt = 0;
3648 }
3649
3650 return TRUE;
3651 }
3652 else
3653 h->plt.offset = (bfd_vma) - 1;
3654
3655 /* If this is a weak symbol, and there is a real definition, the
3656 processor independent code will have arranged for us to see the
3657 real definition first, and we can just use the same value. */
3658 if (h->u.weakdef != NULL)
3659 {
3660 BFD_ASSERT (h->u.weakdef->root.type == bfd_link_hash_defined
3661 || h->u.weakdef->root.type == bfd_link_hash_defweak);
3662 h->root.u.def.section = h->u.weakdef->root.u.def.section;
3663 h->root.u.def.value = h->u.weakdef->root.u.def.value;
3664 return TRUE;
3665 }
3666
3667 /* This is a reference to a symbol defined by a dynamic object which
3668 is not a function. */
3669
3670 /* If we are creating a shared library, we must presume that the
3671 only references to the symbol are via the global offset table.
3672 For such cases we need not do anything here; the relocations will
3673 be handled correctly by relocate_section. */
0e1862bb 3674 if (bfd_link_pic (info))
35c08157
KLC
3675 return TRUE;
3676
3677 /* If there are no references to this symbol that do not use the
3678 GOT, we don't need to generate a copy reloc. */
3679 if (!h->non_got_ref)
3680 return TRUE;
3681
3682 /* If -z nocopyreloc was given, we won't generate them either. */
3683 if (info->nocopyreloc)
3684 {
3685 h->non_got_ref = 0;
3686 return TRUE;
3687 }
3688
3689 eh = (struct elf_nds32_link_hash_entry *) h;
3690 for (p = eh->dyn_relocs; p != NULL; p = p->next)
3691 {
3692 s = p->sec->output_section;
3693 if (s != NULL && (s->flags & (SEC_READONLY | SEC_HAS_CONTENTS)) != 0)
3694 break;
3695 }
3696
3697 /* If we didn't find any dynamic relocs in sections which needs the
3698 copy reloc, then we'll be keeping the dynamic relocs and avoiding
3699 the copy reloc. */
3700 if (p == NULL)
3701 {
3702 h->non_got_ref = 0;
3703 return TRUE;
3704 }
3705
3706 /* We must allocate the symbol in our .dynbss section, which will
3707 become part of the .bss section of the executable. There will be
3708 an entry for this symbol in the .dynsym section. The dynamic
3709 object will contain position independent code, so all references
3710 from the dynamic object to this symbol will go through the global
3711 offset table. The dynamic linker will use the .dynsym entry to
3712 determine the address it must put in the global offset table, so
3713 both the dynamic object and the regular object will refer to the
3714 same memory location for the variable. */
3715
3716 htab = nds32_elf_hash_table (info);
3717 s = htab->sdynbss;
3718 BFD_ASSERT (s != NULL);
3719
3720 /* We must generate a R_NDS32_COPY reloc to tell the dynamic linker
3721 to copy the initial value out of the dynamic object and into the
3722 runtime process image. We need to remember the offset into the
3723 .rela.bss section we are going to use. */
3724 if ((h->root.u.def.section->flags & SEC_ALLOC) != 0)
3725 {
3726 asection *srel;
3727
3728 srel = htab->srelbss;
3729 BFD_ASSERT (srel != NULL);
3730 srel->size += sizeof (Elf32_External_Rela);
3731 h->needs_copy = 1;
3732 }
3733
3734 /* We need to figure out the alignment required for this symbol. I
3735 have no idea how ELF linkers handle this. */
3736 power_of_two = bfd_log2 (h->size);
3737 if (power_of_two > 3)
3738 power_of_two = 3;
3739
3740 /* Apply the required alignment. */
3741 s->size = BFD_ALIGN (s->size, (bfd_size_type) (1 << power_of_two));
3742 if (power_of_two > bfd_get_section_alignment (dynobj, s))
3743 {
3744 if (!bfd_set_section_alignment (dynobj, s, power_of_two))
3745 return FALSE;
3746 }
3747
3748 /* Define the symbol as being at this point in the section. */
3749 h->root.u.def.section = s;
3750 h->root.u.def.value = s->size;
3751
3752 /* Increment the section size to make room for the symbol. */
3753 s->size += h->size;
3754
3755 return TRUE;
3756}
3757
3758/* Allocate space in .plt, .got and associated reloc sections for
3759 dynamic relocs. */
3760
3761static bfd_boolean
3762allocate_dynrelocs (struct elf_link_hash_entry *h, void *inf)
3763{
3764 struct bfd_link_info *info;
3765 struct elf_nds32_link_hash_table *htab;
3766 struct elf_nds32_link_hash_entry *eh;
3767 struct elf_nds32_dyn_relocs *p;
3768
3769 if (h->root.type == bfd_link_hash_indirect)
3770 return TRUE;
3771
3772 if (h->root.type == bfd_link_hash_warning)
3773 /* When warning symbols are created, they **replace** the "real"
3774 entry in the hash table, thus we never get to see the real
3775 symbol in a hash traversal. So look at it now. */
3776 h = (struct elf_link_hash_entry *) h->root.u.i.link;
3777
3778 info = (struct bfd_link_info *) inf;
3779 htab = nds32_elf_hash_table (info);
3780
3781 eh = (struct elf_nds32_link_hash_entry *) h;
3782
3783 if (htab->root.dynamic_sections_created && h->plt.refcount > 0)
3784 {
3785 /* Make sure this symbol is output as a dynamic symbol.
3786 Undefined weak syms won't yet be marked as dynamic. */
3787 if (h->dynindx == -1 && !h->forced_local)
3788 {
3789 if (!bfd_elf_link_record_dynamic_symbol (info, h))
3790 return FALSE;
3791 }
3792
0e1862bb 3793 if (WILL_CALL_FINISH_DYNAMIC_SYMBOL (1, bfd_link_pic (info), h))
35c08157
KLC
3794 {
3795 asection *s = htab->splt;
3796
3797 /* If this is the first .plt entry, make room for the special
3798 first entry. */
3799 if (s->size == 0)
3800 s->size += PLT_ENTRY_SIZE;
3801
3802 h->plt.offset = s->size;
3803
3804 /* If this symbol is not defined in a regular file, and we are
3805 not generating a shared library, then set the symbol to this
3806 location in the .plt. This is required to make function
3807 pointers compare as equal between the normal executable and
3808 the shared library. */
0e1862bb 3809 if (!bfd_link_pic (info) && !h->def_regular)
35c08157
KLC
3810 {
3811 h->root.u.def.section = s;
3812 h->root.u.def.value = h->plt.offset;
3813 }
3814
3815 /* Make room for this entry. */
3816 s->size += PLT_ENTRY_SIZE;
3817
3818 /* We also need to make an entry in the .got.plt section, which
3819 will be placed in the .got section by the linker script. */
3820 htab->sgotplt->size += 4;
3821
3822 /* We also need to make an entry in the .rel.plt section. */
3823 htab->srelplt->size += sizeof (Elf32_External_Rela);
3824 }
3825 else
3826 {
3827 h->plt.offset = (bfd_vma) - 1;
3828 h->needs_plt = 0;
3829 }
3830 }
3831 else
3832 {
3833 h->plt.offset = (bfd_vma) - 1;
3834 h->needs_plt = 0;
3835 }
3836
3837 if (h->got.refcount > 0)
3838 {
3839 asection *s;
3840 bfd_boolean dyn;
1c8f6a4d 3841 int tls_type = elf32_nds32_hash_entry (h)->tls_type;
35c08157
KLC
3842
3843 /* Make sure this symbol is output as a dynamic symbol.
3844 Undefined weak syms won't yet be marked as dynamic. */
3845 if (h->dynindx == -1 && !h->forced_local)
3846 {
3847 if (!bfd_elf_link_record_dynamic_symbol (info, h))
3848 return FALSE;
3849 }
3850
3851 s = htab->sgot;
35c08157 3852 h->got.offset = s->size;
1c8f6a4d
KLC
3853
3854 if (tls_type == GOT_UNKNOWN)
3855 abort ();
3856 else if (tls_type == GOT_NORMAL
3857 || tls_type == GOT_TLS_IE)
3858 /* Need a GOT slot. */
3859 s->size += 4;
3860
35c08157 3861 dyn = htab->root.dynamic_sections_created;
0e1862bb 3862 if (WILL_CALL_FINISH_DYNAMIC_SYMBOL (dyn, bfd_link_pic (info), h))
35c08157
KLC
3863 htab->srelgot->size += sizeof (Elf32_External_Rela);
3864 }
3865 else
3866 h->got.offset = (bfd_vma) - 1;
3867
3868 if (eh->dyn_relocs == NULL)
3869 return TRUE;
3870
3871 /* In the shared -Bsymbolic case, discard space allocated for
3872 dynamic pc-relative relocs against symbols which turn out to be
3873 defined in regular objects. For the normal shared case, discard
3874 space for pc-relative relocs that have become local due to symbol
3875 visibility changes. */
3876
0e1862bb 3877 if (bfd_link_pic (info))
35c08157
KLC
3878 {
3879 if (h->def_regular && (h->forced_local || info->symbolic))
3880 {
3881 struct elf_nds32_dyn_relocs **pp;
3882
3883 for (pp = &eh->dyn_relocs; (p = *pp) != NULL;)
3884 {
3885 p->count -= p->pc_count;
3886 p->pc_count = 0;
3887 if (p->count == 0)
3888 *pp = p->next;
3889 else
3890 pp = &p->next;
3891 }
3892 }
3893 }
3894 else
3895 {
3896 /* For the non-shared case, discard space for relocs against
3897 symbols which turn out to need copy relocs or are not dynamic. */
3898
3899 if (!h->non_got_ref
3900 && ((h->def_dynamic
3901 && !h->def_regular)
3902 || (htab->root.dynamic_sections_created
3903 && (h->root.type == bfd_link_hash_undefweak
3904 || h->root.type == bfd_link_hash_undefined))))
3905 {
3906 /* Make sure this symbol is output as a dynamic symbol.
3907 Undefined weak syms won't yet be marked as dynamic. */
3908 if (h->dynindx == -1 && !h->forced_local)
3909 {
3910 if (!bfd_elf_link_record_dynamic_symbol (info, h))
3911 return FALSE;
3912 }
3913
3914 /* If that succeeded, we know we'll be keeping all the
3915 relocs. */
3916 if (h->dynindx != -1)
3917 goto keep;
3918 }
3919
3920 eh->dyn_relocs = NULL;
3921
3922 keep:;
3923 }
3924
3925 /* Finally, allocate space. */
3926 for (p = eh->dyn_relocs; p != NULL; p = p->next)
3927 {
3928 asection *sreloc = elf_section_data (p->sec)->sreloc;
3929 sreloc->size += p->count * sizeof (Elf32_External_Rela);
3930 }
3931
3932 return TRUE;
3933}
3934
3935/* Find any dynamic relocs that apply to read-only sections. */
3936
3937static bfd_boolean
3938readonly_dynrelocs (struct elf_link_hash_entry *h, void *inf)
3939{
3940 struct elf_nds32_link_hash_entry *eh;
3941 struct elf_nds32_dyn_relocs *p;
3942
3943 if (h->root.type == bfd_link_hash_warning)
3944 h = (struct elf_link_hash_entry *) h->root.u.i.link;
3945
3946 eh = (struct elf_nds32_link_hash_entry *) h;
3947 for (p = eh->dyn_relocs; p != NULL; p = p->next)
3948 {
3949 asection *s = p->sec->output_section;
3950
3951 if (s != NULL && (s->flags & SEC_READONLY) != 0)
3952 {
3953 struct bfd_link_info *info = (struct bfd_link_info *) inf;
3954
3955 info->flags |= DF_TEXTREL;
3956
3957 /* Not an error, just cut short the traversal. */
3958 return FALSE;
3959 }
3960 }
3961 return TRUE;
3962}
3963
3964/* Set the sizes of the dynamic sections. */
3965
3966static bfd_boolean
3967nds32_elf_size_dynamic_sections (bfd *output_bfd ATTRIBUTE_UNUSED,
3968 struct bfd_link_info *info)
3969{
3970 struct elf_nds32_link_hash_table *htab;
3971 bfd *dynobj;
3972 asection *s;
3973 bfd_boolean relocs;
3974 bfd *ibfd;
3975
3976 htab = nds32_elf_hash_table (info);
3977 dynobj = htab->root.dynobj;
3978 BFD_ASSERT (dynobj != NULL);
3979
3980 if (htab->root.dynamic_sections_created)
3981 {
3982 /* Set the contents of the .interp section to the interpreter. */
9b8b325a 3983 if (!bfd_link_pic (info) && !info->nointerp)
35c08157
KLC
3984 {
3985 s = bfd_get_section_by_name (dynobj, ".interp");
3986 BFD_ASSERT (s != NULL);
3987 s->size = sizeof ELF_DYNAMIC_INTERPRETER;
3988 s->contents = (unsigned char *) ELF_DYNAMIC_INTERPRETER;
3989 }
3990 }
3991
3992 /* Set up .got offsets for local syms, and space for local dynamic
3993 relocs. */
c72f2fb2 3994 for (ibfd = info->input_bfds; ibfd != NULL; ibfd = ibfd->link.next)
35c08157
KLC
3995 {
3996 bfd_signed_vma *local_got;
3997 bfd_signed_vma *end_local_got;
3998 bfd_size_type locsymcount;
3999 Elf_Internal_Shdr *symtab_hdr;
4000 asection *srel;
4001
4002 if (bfd_get_flavour (ibfd) != bfd_target_elf_flavour)
4003 continue;
4004
4005 for (s = ibfd->sections; s != NULL; s = s->next)
4006 {
4007 struct elf_nds32_dyn_relocs *p;
4008
4009 for (p = ((struct elf_nds32_dyn_relocs *)
4010 elf_section_data (s)->local_dynrel);
4011 p != NULL; p = p->next)
4012 {
4013 if (!bfd_is_abs_section (p->sec)
4014 && bfd_is_abs_section (p->sec->output_section))
4015 {
4016 /* Input section has been discarded, either because
4017 it is a copy of a linkonce section or due to
4018 linker script /DISCARD/, so we'll be discarding
4019 the relocs too. */
4020 }
4021 else if (p->count != 0)
4022 {
4023 srel = elf_section_data (p->sec)->sreloc;
4024 srel->size += p->count * sizeof (Elf32_External_Rela);
4025 if ((p->sec->output_section->flags & SEC_READONLY) != 0)
4026 info->flags |= DF_TEXTREL;
4027 }
4028 }
4029 }
4030
4031 local_got = elf_local_got_refcounts (ibfd);
4032 if (!local_got)
4033 continue;
4034
4035 symtab_hdr = &elf_tdata (ibfd)->symtab_hdr;
4036 locsymcount = symtab_hdr->sh_info;
4037 end_local_got = local_got + locsymcount;
4038 s = htab->sgot;
4039 srel = htab->srelgot;
4040 for (; local_got < end_local_got; ++local_got)
4041 {
4042 if (*local_got > 0)
4043 {
4044 *local_got = s->size;
4045 s->size += 4;
0e1862bb 4046 if (bfd_link_pic (info))
35c08157
KLC
4047 srel->size += sizeof (Elf32_External_Rela);
4048 }
4049 else
4050 *local_got = (bfd_vma) - 1;
4051 }
4052 }
4053
4054 /* Allocate global sym .plt and .got entries, and space for global
4055 sym dynamic relocs. */
4056 elf_link_hash_traverse (&htab->root, allocate_dynrelocs, (void *) info);
4057
4058 /* We now have determined the sizes of the various dynamic sections.
4059 Allocate memory for them. */
4060 relocs = FALSE;
4061 for (s = dynobj->sections; s != NULL; s = s->next)
4062 {
4063 if ((s->flags & SEC_LINKER_CREATED) == 0)
4064 continue;
4065
4066 if (s == htab->splt)
4067 {
4068 /* Strip this section if we don't need it; see the
4069 comment below. */
4070 }
4071 else if (s == htab->sgot)
4072 {
4073 got_size += s->size;
4074 }
4075 else if (s == htab->sgotplt)
4076 {
4077 got_size += s->size;
4078 }
4079 else if (strncmp (bfd_get_section_name (dynobj, s), ".rela", 5) == 0)
4080 {
4081 if (s->size != 0 && s != htab->srelplt)
4082 relocs = TRUE;
4083
4084 /* We use the reloc_count field as a counter if we need
4085 to copy relocs into the output file. */
4086 s->reloc_count = 0;
4087 }
4088 else
4089 {
4090 /* It's not one of our sections, so don't allocate space. */
4091 continue;
4092 }
4093
4094 if (s->size == 0)
4095 {
4096 /* If we don't need this section, strip it from the
4097 output file. This is mostly to handle .rela.bss and
4098 .rela.plt. We must create both sections in
4099 create_dynamic_sections, because they must be created
4100 before the linker maps input sections to output
4101 sections. The linker does that before
4102 adjust_dynamic_symbol is called, and it is that
4103 function which decides whether anything needs to go
4104 into these sections. */
4105 s->flags |= SEC_EXCLUDE;
4106 continue;
4107 }
4108
4109 /* Allocate memory for the section contents. We use bfd_zalloc
4110 here in case unused entries are not reclaimed before the
4111 section's contents are written out. This should not happen,
4112 but this way if it does, we get a R_NDS32_NONE reloc instead
4113 of garbage. */
4114 s->contents = (bfd_byte *) bfd_zalloc (dynobj, s->size);
4115 if (s->contents == NULL)
4116 return FALSE;
4117 }
4118
4119
4120 if (htab->root.dynamic_sections_created)
4121 {
4122 /* Add some entries to the .dynamic section. We fill in the
4123 values later, in nds32_elf_finish_dynamic_sections, but we
4124 must add the entries now so that we get the correct size for
4125 the .dynamic section. The DT_DEBUG entry is filled in by the
4126 dynamic linker and used by the debugger. */
4127#define add_dynamic_entry(TAG, VAL) \
4128 _bfd_elf_add_dynamic_entry (info, TAG, VAL)
4129
0e1862bb 4130 if (!bfd_link_pic (info))
35c08157
KLC
4131 {
4132 if (!add_dynamic_entry (DT_DEBUG, 0))
4133 return FALSE;
4134 }
4135
4136 if (htab->splt->size != 0)
4137 {
4138 if (!add_dynamic_entry (DT_PLTGOT, 0)
4139 || !add_dynamic_entry (DT_PLTRELSZ, 0)
4140 || !add_dynamic_entry (DT_PLTREL, DT_RELA)
4141 || !add_dynamic_entry (DT_JMPREL, 0))
4142 return FALSE;
4143 }
4144
4145 if (relocs)
4146 {
4147 if (!add_dynamic_entry (DT_RELA, 0)
4148 || !add_dynamic_entry (DT_RELASZ, 0)
4149 || !add_dynamic_entry (DT_RELAENT, sizeof (Elf32_External_Rela)))
4150 return FALSE;
4151
4152 /* If any dynamic relocs apply to a read-only section,
4153 then we need a DT_TEXTREL entry. */
4154 if ((info->flags & DF_TEXTREL) == 0)
4155 elf_link_hash_traverse (&htab->root, readonly_dynrelocs,
4156 (void *) info);
4157
4158 if ((info->flags & DF_TEXTREL) != 0)
4159 {
4160 if (!add_dynamic_entry (DT_TEXTREL, 0))
4161 return FALSE;
4162 }
4163 }
4164 }
4165#undef add_dynamic_entry
4166
4167 return TRUE;
4168}
4169
4170static bfd_reloc_status_type
4171nds32_relocate_contents (reloc_howto_type *howto, bfd *input_bfd,
4172 bfd_vma relocation, bfd_byte *location)
4173{
4174 int size;
4175 bfd_vma x = 0;
4176 bfd_reloc_status_type flag;
4177 unsigned int rightshift = howto->rightshift;
4178 unsigned int bitpos = howto->bitpos;
4179
4180 /* If the size is negative, negate RELOCATION. This isn't very
4181 general. */
4182 if (howto->size < 0)
4183 relocation = -relocation;
4184
4185 /* Get the value we are going to relocate. */
4186 size = bfd_get_reloc_size (howto);
4187 switch (size)
4188 {
4189 default:
35c08157
KLC
4190 abort ();
4191 break;
6346d5ca
AM
4192 case 0:
4193 return bfd_reloc_ok;
35c08157
KLC
4194 case 2:
4195 x = bfd_getb16 (location);
4196 break;
4197 case 4:
4198 x = bfd_getb32 (location);
4199 break;
4200 }
4201
4202 /* Check for overflow. FIXME: We may drop bits during the addition
4203 which we don't check for. We must either check at every single
4204 operation, which would be tedious, or we must do the computations
4205 in a type larger than bfd_vma, which would be inefficient. */
4206 flag = bfd_reloc_ok;
4207 if (howto->complain_on_overflow != complain_overflow_dont)
4208 {
4209 bfd_vma addrmask, fieldmask, signmask, ss;
4210 bfd_vma a, b, sum;
4211
4212 /* Get the values to be added together. For signed and unsigned
4213 relocations, we assume that all values should be truncated to
4214 the size of an address. For bitfields, all the bits matter.
4215 See also bfd_check_overflow. */
4216 fieldmask = N_ONES (howto->bitsize);
4217 signmask = ~fieldmask;
4218 addrmask = N_ONES (bfd_arch_bits_per_address (input_bfd)) | fieldmask;
4219 a = (relocation & addrmask) >> rightshift;
4220 b = (x & howto->src_mask & addrmask) >> bitpos;
4221
4222 switch (howto->complain_on_overflow)
4223 {
4224 case complain_overflow_signed:
4225 /* If any sign bits are set, all sign bits must be set.
4226 That is, A must be a valid negative address after
4227 shifting. */
4228 signmask = ~(fieldmask >> 1);
4229 /* Fall through. */
4230
4231 case complain_overflow_bitfield:
4232 /* Much like the signed check, but for a field one bit
4233 wider. We allow a bitfield to represent numbers in the
4234 range -2**n to 2**n-1, where n is the number of bits in the
4235 field. Note that when bfd_vma is 32 bits, a 32-bit reloc
4236 can't overflow, which is exactly what we want. */
4237 ss = a & signmask;
4238 if (ss != 0 && ss != ((addrmask >> rightshift) & signmask))
4239 flag = bfd_reloc_overflow;
4240
4241 /* We only need this next bit of code if the sign bit of B
4242 is below the sign bit of A. This would only happen if
4243 SRC_MASK had fewer bits than BITSIZE. Note that if
4244 SRC_MASK has more bits than BITSIZE, we can get into
4245 trouble; we would need to verify that B is in range, as
4246 we do for A above. */
4247 ss = ((~howto->src_mask) >> 1) & howto->src_mask;
4248 ss >>= bitpos;
4249
4250 /* Set all the bits above the sign bit. */
4251 b = (b ^ ss) - ss;
4252
4253 /* Now we can do the addition. */
4254 sum = a + b;
4255
4256 /* See if the result has the correct sign. Bits above the
4257 sign bit are junk now; ignore them. If the sum is
4258 positive, make sure we did not have all negative inputs;
4259 if the sum is negative, make sure we did not have all
4260 positive inputs. The test below looks only at the sign
4261 bits, and it really just
4262 SIGN (A) == SIGN (B) && SIGN (A) != SIGN (SUM)
4263
4264 We mask with addrmask here to explicitly allow an address
4265 wrap-around. The Linux kernel relies on it, and it is
4266 the only way to write assembler code which can run when
4267 loaded at a location 0x80000000 away from the location at
4268 which it is linked. */
4269 if (((~(a ^ b)) & (a ^ sum)) & signmask & addrmask)
4270 flag = bfd_reloc_overflow;
4271
4272 break;
4273
4274 case complain_overflow_unsigned:
4275 /* Checking for an unsigned overflow is relatively easy:
4276 trim the addresses and add, and trim the result as well.
4277 Overflow is normally indicated when the result does not
4278 fit in the field. However, we also need to consider the
4279 case when, e.g., fieldmask is 0x7fffffff or smaller, an
4280 input is 0x80000000, and bfd_vma is only 32 bits; then we
4281 will get sum == 0, but there is an overflow, since the
4282 inputs did not fit in the field. Instead of doing a
4283 separate test, we can check for this by or-ing in the
4284 operands when testing for the sum overflowing its final
4285 field. */
4286 sum = (a + b) & addrmask;
4287 if ((a | b | sum) & signmask)
4288 flag = bfd_reloc_overflow;
4289 break;
4290
4291 default:
4292 abort ();
4293 }
4294 }
4295
4296 /* Put RELOCATION in the right bits. */
4297 relocation >>= (bfd_vma) rightshift;
4298 relocation <<= (bfd_vma) bitpos;
4299
4300 /* Add RELOCATION to the right bits of X. */
4301 /* FIXME : 090616
4302 Because the relaxation may generate duplicate relocation at one address,
4303 an addition to immediate in the instruction may cause the relocation added
4304 several times.
4305 This bug should be fixed in assembler, but a check is also needed here. */
4306 if (howto->partial_inplace)
4307 x = ((x & ~howto->dst_mask)
4308 | (((x & howto->src_mask) + relocation) & howto->dst_mask));
4309 else
4310 x = ((x & ~howto->dst_mask) | ((relocation) & howto->dst_mask));
4311
4312
4313 /* Put the relocated value back in the object file. */
4314 switch (size)
4315 {
4316 default:
4317 case 0:
4318 case 1:
4319 case 8:
4320 abort ();
4321 break;
4322 case 2:
4323 bfd_putb16 (x, location);
4324 break;
4325 case 4:
4326 bfd_putb32 (x, location);
4327 break;
4328 }
4329
4330 return flag;
4331}
4332
4333static bfd_reloc_status_type
4334nds32_elf_final_link_relocate (reloc_howto_type *howto, bfd *input_bfd,
4335 asection *input_section, bfd_byte *contents,
4336 bfd_vma address, bfd_vma value, bfd_vma addend)
4337{
4338 bfd_vma relocation;
4339
4340 /* Sanity check the address. */
4341 if (address > bfd_get_section_limit (input_bfd, input_section))
4342 return bfd_reloc_outofrange;
4343
4344 /* This function assumes that we are dealing with a basic relocation
4345 against a symbol. We want to compute the value of the symbol to
4346 relocate to. This is just VALUE, the value of the symbol, plus
4347 ADDEND, any addend associated with the reloc. */
4348 relocation = value + addend;
4349
4350 /* If the relocation is PC relative, we want to set RELOCATION to
4351 the distance between the symbol (currently in RELOCATION) and the
4352 location we are relocating. Some targets (e.g., i386-aout)
4353 arrange for the contents of the section to be the negative of the
4354 offset of the location within the section; for such targets
4355 pcrel_offset is FALSE. Other targets (e.g., m88kbcs or ELF)
4356 simply leave the contents of the section as zero; for such
4357 targets pcrel_offset is TRUE. If pcrel_offset is FALSE we do not
4358 need to subtract out the offset of the location within the
4359 section (which is just ADDRESS). */
4360 if (howto->pc_relative)
4361 {
4362 relocation -= (input_section->output_section->vma
4363 + input_section->output_offset);
4364 if (howto->pcrel_offset)
4365 relocation -= address;
4366 }
4367
4368 return nds32_relocate_contents (howto, input_bfd, relocation,
4369 contents + address);
4370}
4371
4372static bfd_boolean
4373nds32_elf_output_symbol_hook (struct bfd_link_info *info,
4374 const char *name,
4375 Elf_Internal_Sym *elfsym ATTRIBUTE_UNUSED,
4376 asection *input_sec,
4377 struct elf_link_hash_entry *h ATTRIBUTE_UNUSED)
4378{
4379 const char *source;
4380 FILE *sym_ld_script = NULL;
4381 struct elf_nds32_link_hash_table *table;
4382
4383 table = nds32_elf_hash_table (info);
4384 sym_ld_script = table->sym_ld_script;
4385 if (!sym_ld_script)
4386 return TRUE;
4387
4388 if (!h || !name || *name == '\0')
4389 return TRUE;
4390
4391 if (input_sec->flags & SEC_EXCLUDE)
4392 return TRUE;
4393
4394 if (!check_start_export_sym)
4395 {
4396 fprintf (sym_ld_script, "SECTIONS\n{\n");
4397 check_start_export_sym = 1;
4398 }
4399
4400 if (h->root.type == bfd_link_hash_defined
4401 || h->root.type == bfd_link_hash_defweak)
4402 {
4403 if (!h->root.u.def.section->output_section)
4404 return TRUE;
4405
4406 if (bfd_is_const_section (input_sec))
4407 source = input_sec->name;
4408 else
4409 source = input_sec->owner->filename;
4410
4411 fprintf (sym_ld_script, "\t%s = 0x%08lx;\t /* %s */\n",
4412 h->root.root.string,
4413 (long) (h->root.u.def.value
4414 + h->root.u.def.section->output_section->vma
4415 + h->root.u.def.section->output_offset), source);
4416 }
4417
4418 return TRUE;
4419}
4420
4421/* Relocate an NDS32/D ELF section.
4422 There is some attempt to make this function usable for many architectures,
4423 both for RELA and REL type relocs, if only to serve as a learning tool.
4424
4425 The RELOCATE_SECTION function is called by the new ELF backend linker
4426 to handle the relocations for a section.
4427
4428 The relocs are always passed as Rela structures; if the section
4429 actually uses Rel structures, the r_addend field will always be
4430 zero.
4431
4432 This function is responsible for adjust the section contents as
4433 necessary, and (if using Rela relocs and generating a
4434 relocatable output file) adjusting the reloc addend as
4435 necessary.
4436
4437 This function does not have to worry about setting the reloc
4438 address or the reloc symbol index.
4439
4440 LOCAL_SYMS is a pointer to the swapped in local symbols.
4441
4442 LOCAL_SECTIONS is an array giving the section in the input file
4443 corresponding to the st_shndx field of each local symbol.
4444
4445 The global hash table entry for the global symbols can be found
4446 via elf_sym_hashes (input_bfd).
4447
4448 When generating relocatable output, this function must handle
4449 STB_LOCAL/STT_SECTION symbols specially. The output symbol is
4450 going to be the section symbol corresponding to the output
4451 section, which means that the addend must be adjusted
4452 accordingly. */
4453
1c8f6a4d
KLC
4454static bfd_vma
4455dtpoff_base (struct bfd_link_info *info)
4456{
4457 /* If tls_sec is NULL, we should have signalled an error already. */
4458 if (elf_hash_table (info)->tls_sec == NULL)
4459 return 0;
4460 return elf_hash_table (info)->tls_sec->vma;
4461}
4462
35c08157
KLC
4463static bfd_boolean
4464nds32_elf_relocate_section (bfd * output_bfd ATTRIBUTE_UNUSED,
4465 struct bfd_link_info * info,
4466 bfd * input_bfd,
4467 asection * input_section,
4468 bfd_byte * contents,
4469 Elf_Internal_Rela * relocs,
4470 Elf_Internal_Sym * local_syms,
4471 asection ** local_sections)
4472{
4473 Elf_Internal_Shdr *symtab_hdr;
4474 struct elf_link_hash_entry **sym_hashes;
4475 Elf_Internal_Rela *rel, *relend;
4476 bfd_boolean ret = TRUE; /* Assume success. */
4477 int align = 0;
4478 bfd_reloc_status_type r;
4479 const char *errmsg = NULL;
4480 bfd_vma gp;
4481 struct elf_nds32_link_hash_table *htab;
4482 bfd *dynobj;
4483 bfd_vma *local_got_offsets;
4484 asection *sgot, *splt, *sreloc;
4485 bfd_vma high_address;
4486 struct elf_nds32_link_hash_table *table;
4487 int eliminate_gc_relocs;
4488 bfd_vma fpbase_addr;
4489
4490 symtab_hdr = &elf_tdata (input_bfd)->symtab_hdr;
4491 sym_hashes = elf_sym_hashes (input_bfd);
4492 htab = nds32_elf_hash_table (info);
4493 high_address = bfd_get_section_limit (input_bfd, input_section);
4494
4495 dynobj = htab->root.dynobj;
4496 local_got_offsets = elf_local_got_offsets (input_bfd);
4497
4498 sgot = htab->sgot;
4499 splt = htab->splt;
4500 sreloc = NULL;
4501
4502 rel = relocs;
4503 relend = relocs + input_section->reloc_count;
4504
4505 table = nds32_elf_hash_table (info);
4506 eliminate_gc_relocs = table->eliminate_gc_relocs;
4507 /* By this time, we can adjust the value of _SDA_BASE_. */
0e1862bb 4508 if ((!bfd_link_relocatable (info)))
35c08157
KLC
4509 {
4510 is_SDA_BASE_set = 1;
4511 r = nds32_elf_final_sda_base (output_bfd, info, &gp, TRUE);
4512 if (r != bfd_reloc_ok)
4513 return FALSE;
4514 }
4515
0c4bd9d9
KLC
4516 if (is_ITB_BASE_set == 0)
4517 {
4518 /* Set the _ITB_BASE_. */
4519 if (!nds32_elf_ex9_itb_base (info))
4520 {
4521 (*_bfd_error_handler) (_("%B: error: Cannot set _ITB_BASE_"),
4522 output_bfd);
4523 bfd_set_error (bfd_error_bad_value);
4524 }
4525 }
4526
1c8f6a4d
KLC
4527 if (table->target_optimize & NDS32_RELAX_JUMP_IFC_ON)
4528 if (!nds32_elf_ifc_reloc ())
4529 (*_bfd_error_handler) (_("error: IFC relocation error."));
4530
4531 /* Relocation for .ex9.itable. */
4532 if (table->target_optimize & NDS32_RELAX_EX9_ON
4533 || (table->ex9_import_file && table->update_ex9_table))
4534 nds32_elf_ex9_reloc_jmp (info);
4535
35c08157
KLC
4536 /* Use gp as fp to prevent truncated fit. Because in relaxation time
4537 the fp value is set as gp, and it has be reverted for instruction
4538 setting fp. */
4539 fpbase_addr = elf_gp (output_bfd);
4540
4541 for (rel = relocs; rel < relend; rel++)
4542 {
4543 enum elf_nds32_reloc_type r_type;
4544 reloc_howto_type *howto = NULL;
4545 unsigned long r_symndx;
4546 struct elf_link_hash_entry *h = NULL;
4547 Elf_Internal_Sym *sym = NULL;
4548 asection *sec;
4549 bfd_vma relocation;
4550
4551 /* We can't modify r_addend here as elf_link_input_bfd has an assert to
4552 ensure it's zero (we use REL relocs, not RELA). Therefore this
4553 should be assigning zero to `addend', but for clarity we use
4554 `r_addend'. */
4555
4556 bfd_vma addend = rel->r_addend;
4557 bfd_vma offset = rel->r_offset;
4558
4559 r_type = ELF32_R_TYPE (rel->r_info);
4560 if (r_type >= R_NDS32_max)
4561 {
4562 (*_bfd_error_handler) (_("%B: error: unknown relocation type %d."),
4563 input_bfd, r_type);
4564 bfd_set_error (bfd_error_bad_value);
4565 ret = FALSE;
4566 continue;
4567 }
4568
4569 if (r_type == R_NDS32_GNU_VTENTRY
4570 || r_type == R_NDS32_GNU_VTINHERIT
4571 || r_type == R_NDS32_NONE
4572 || r_type == R_NDS32_RELA_GNU_VTENTRY
4573 || r_type == R_NDS32_RELA_GNU_VTINHERIT
4574 || (r_type >= R_NDS32_INSN16 && r_type <= R_NDS32_25_FIXED_RELA)
4575 || r_type == R_NDS32_DATA
1c8f6a4d 4576 || r_type == R_NDS32_TRAN
0c4bd9d9 4577 || (r_type >= R_NDS32_LONGCALL4 && r_type <= R_NDS32_LONGJUMP7))
35c08157
KLC
4578 continue;
4579
0c4bd9d9
KLC
4580 /* If we enter the fp-as-gp region. Resolve the address
4581 of best fp-base. */
35c08157
KLC
4582 if (ELF32_R_TYPE (rel->r_info) == R_NDS32_RELAX_REGION_BEGIN
4583 && (rel->r_addend & R_NDS32_RELAX_REGION_OMIT_FP_FLAG))
4584 {
4585 int dist;
4586
4587 /* Distance to relocation of best fp-base is encoded in R_SYM. */
4588 dist = rel->r_addend >> 16;
4589 fpbase_addr = calculate_memory_address (input_bfd, rel + dist,
4590 local_syms, symtab_hdr);
4591 }
4592 else if (ELF32_R_TYPE (rel->r_info) == R_NDS32_RELAX_REGION_END
4593 && (rel->r_addend & R_NDS32_RELAX_REGION_OMIT_FP_FLAG))
4594 {
4595 fpbase_addr = elf_gp (output_bfd);
4596 }
4597
4598 if (((r_type >= R_NDS32_DWARF2_OP1_RELA
4599 && r_type <= R_NDS32_DWARF2_LEB_RELA)
0e1862bb 4600 || r_type >= R_NDS32_RELAX_ENTRY) && !bfd_link_relocatable (info))
35c08157
KLC
4601 continue;
4602
4603 howto = bfd_elf32_bfd_reloc_type_table_lookup (r_type);
4604 r_symndx = ELF32_R_SYM (rel->r_info);
4605
4606 /* This is a final link. */
4607 sym = NULL;
4608 sec = NULL;
4609 h = NULL;
4610
4611 if (r_symndx < symtab_hdr->sh_info)
4612 {
4613 /* Local symbol. */
4614 sym = local_syms + r_symndx;
4615 sec = local_sections[r_symndx];
4616
4617 relocation = _bfd_elf_rela_local_sym (output_bfd, sym, &sec, rel);
4618 addend = rel->r_addend;
4619 }
4620 else
4621 {
4622 /* External symbol. */
4623 bfd_boolean warned, ignored, unresolved_reloc;
4624 int symndx = r_symndx - symtab_hdr->sh_info;
4625
4626 RELOC_FOR_GLOBAL_SYMBOL (info, input_bfd, input_section, rel,
4627 r_symndx, symtab_hdr, sym_hashes, h, sec,
4628 relocation, unresolved_reloc, warned,
4629 ignored);
4630
4631 /* la $fp, _FP_BASE_ is per-function (region).
4632 Handle it specially. */
4633 switch ((int) r_type)
4634 {
4635 case R_NDS32_SDA19S0_RELA:
4636 case R_NDS32_SDA15S0_RELA:
4637 case R_NDS32_20_RELA:
4638 if (strcmp (elf_sym_hashes (input_bfd)[symndx]->root.root.string,
4639 FP_BASE_NAME) == 0)
4640 {
4641 relocation = fpbase_addr;
4642 break;
4643 }
4644 }
4645
4646 }
4647
0e1862bb 4648 if (bfd_link_relocatable (info))
35c08157
KLC
4649 {
4650 /* This is a relocatable link. We don't have to change
4651 anything, unless the reloc is against a section symbol,
4652 in which case we have to adjust according to where the
4653 section symbol winds up in the output section. */
4654 if (sym != NULL && ELF_ST_TYPE (sym->st_info) == STT_SECTION)
4655 rel->r_addend += sec->output_offset + sym->st_value;
4656
4657 continue;
4658 }
4659
4660 /* Sanity check the address. */
4661 if (offset > high_address)
4662 {
4663 r = bfd_reloc_outofrange;
4664 goto check_reloc;
4665 }
4666
4667 if ((r_type >= R_NDS32_DWARF2_OP1_RELA
4668 && r_type <= R_NDS32_DWARF2_LEB_RELA)
4669 || r_type >= R_NDS32_RELAX_ENTRY)
4670 continue;
4671
4672 switch ((int) r_type)
4673 {
4674 case R_NDS32_GOTOFF:
4675 /* Relocation is relative to the start of the global offset
4676 table (for ld24 rx, #uimm24), e.g. access at label+addend
4677
4678 ld24 rx. #label@GOTOFF + addend
4679 sub rx, r12. */
4680 case R_NDS32_GOTOFF_HI20:
4681 case R_NDS32_GOTOFF_LO12:
4682 case R_NDS32_GOTOFF_LO15:
4683 case R_NDS32_GOTOFF_LO19:
4684 BFD_ASSERT (sgot != NULL);
4685
4686 relocation -= elf_gp (output_bfd);
4687 break;
4688
4689 case R_NDS32_9_PLTREL:
4690 case R_NDS32_25_PLTREL:
4691 /* Relocation is to the entry for this symbol in the
4692 procedure linkage table. */
4693
4694 /* The native assembler will generate a 25_PLTREL reloc
4695 for a local symbol if you assemble a call from one
4696 section to another when using -K pic. */
4697 if (h == NULL)
4698 break;
4699
4700 if (h->forced_local)
4701 break;
4702
4703 /* We didn't make a PLT entry for this symbol. This
4704 happens when statically linking PIC code, or when
4705 using -Bsymbolic. */
4706 if (h->plt.offset == (bfd_vma) - 1)
4707 break;
4708
4709 relocation = (splt->output_section->vma
4710 + splt->output_offset + h->plt.offset);
4711 break;
4712
4713 case R_NDS32_PLT_GOTREL_HI20:
4714 case R_NDS32_PLT_GOTREL_LO12:
4715 case R_NDS32_PLT_GOTREL_LO15:
4716 case R_NDS32_PLT_GOTREL_LO19:
4717 case R_NDS32_PLT_GOTREL_LO20:
4718 if (h == NULL || h->forced_local || h->plt.offset == (bfd_vma) - 1)
4719 {
4720 /* We didn't make a PLT entry for this symbol. This
4721 happens when statically linking PIC code, or when
4722 using -Bsymbolic. */
4723 relocation -= elf_gp (output_bfd);
4724 break;
4725 }
4726
4727 relocation = (splt->output_section->vma
4728 + splt->output_offset + h->plt.offset);
4729
4730 relocation -= elf_gp (output_bfd);
4731 break;
4732
4733 case R_NDS32_PLTREL_HI20:
4734 case R_NDS32_PLTREL_LO12:
4735
4736 /* Relocation is to the entry for this symbol in the
4737 procedure linkage table. */
4738
4739 /* The native assembler will generate a 25_PLTREL reloc
4740 for a local symbol if you assemble a call from one
4741 section to another when using -K pic. */
4742 if (h == NULL)
4743 break;
4744
4745 if (h->forced_local)
4746 break;
4747
4748 if (h->plt.offset == (bfd_vma) - 1)
4749 /* We didn't make a PLT entry for this symbol. This
4750 happens when statically linking PIC code, or when
4751 using -Bsymbolic. */
4752 break;
4753
4754 if (splt == NULL)
4755 break;
4756
4757 relocation = (splt->output_section->vma
4758 + splt->output_offset
4759 + h->plt.offset + 4)
4760 - (input_section->output_section->vma
4761 + input_section->output_offset
4762 + rel->r_offset);
4763
4764 break;
4765
4766 case R_NDS32_GOTPC20:
4767 /* .got(_GLOBAL_OFFSET_TABLE_) - pc relocation
4768 ld24 rx,#_GLOBAL_OFFSET_TABLE_ */
4769 relocation = elf_gp (output_bfd);
4770 break;
4771
4772 case R_NDS32_GOTPC_HI20:
4773 case R_NDS32_GOTPC_LO12:
4774 {
4775 /* .got(_GLOBAL_OFFSET_TABLE_) - pc relocation
4776 bl .+4
4777 seth rx,#high(_GLOBAL_OFFSET_TABLE_)
4778 or3 rx,rx,#low(_GLOBAL_OFFSET_TABLE_ +4)
4779 or
4780 bl .+4
4781 seth rx,#shigh(_GLOBAL_OFFSET_TABLE_)
4782 add3 rx,rx,#low(_GLOBAL_OFFSET_TABLE_ +4)
4783 */
4784 relocation = elf_gp (output_bfd);
4785 relocation -= (input_section->output_section->vma
4786 + input_section->output_offset + rel->r_offset);
4787 break;
4788 }
4789
4790 case R_NDS32_GOT20:
4791 /* Fall through. */
4792 case R_NDS32_GOT_HI20:
4793 case R_NDS32_GOT_LO12:
4794 case R_NDS32_GOT_LO15:
4795 case R_NDS32_GOT_LO19:
4796 /* Relocation is to the entry for this symbol in the global
4797 offset table. */
4798 BFD_ASSERT (sgot != NULL);
4799
4800 if (h != NULL)
4801 {
4802 bfd_boolean dyn;
4803 bfd_vma off;
4804
4805 off = h->got.offset;
4806 BFD_ASSERT (off != (bfd_vma) - 1);
4807 dyn = htab->root.dynamic_sections_created;
0e1862bb
L
4808 if (!WILL_CALL_FINISH_DYNAMIC_SYMBOL (dyn,
4809 bfd_link_pic (info),
4810 h)
4811 || (bfd_link_pic (info)
35c08157
KLC
4812 && (info->symbolic
4813 || h->dynindx == -1
4814 || h->forced_local) && h->def_regular))
4815 {
4816 /* This is actually a static link, or it is a
4817 -Bsymbolic link and the symbol is defined
4818 locally, or the symbol was forced to be local
4819 because of a version file. We must initialize
4820 this entry in the global offset table. Since the
4821 offset must always be a multiple of 4, we use the
4822 least significant bit to record whether we have
4823 initialized it already.
4824
4825 When doing a dynamic link, we create a .rela.got
4826 relocation entry to initialize the value. This
4827 is done in the finish_dynamic_symbol routine. */
4828 if ((off & 1) != 0)
4829 off &= ~1;
4830 else
4831 {
4832 bfd_put_32 (output_bfd, relocation, sgot->contents + off);
4833 h->got.offset |= 1;
4834 }
4835 }
4836 relocation = sgot->output_section->vma + sgot->output_offset + off
4837 - elf_gp (output_bfd);
4838 }
4839 else
4840 {
4841 bfd_vma off;
4842 bfd_byte *loc;
4843
4844 BFD_ASSERT (local_got_offsets != NULL
4845 && local_got_offsets[r_symndx] != (bfd_vma) - 1);
4846
4847 off = local_got_offsets[r_symndx];
4848
4849 /* The offset must always be a multiple of 4. We use
4850 the least significant bit to record whether we have
4851 already processed this entry. */
4852 if ((off & 1) != 0)
4853 off &= ~1;
4854 else
4855 {
4856 bfd_put_32 (output_bfd, relocation, sgot->contents + off);
4857
0e1862bb 4858 if (bfd_link_pic (info))
35c08157
KLC
4859 {
4860 asection *srelgot;
4861 Elf_Internal_Rela outrel;
4862
4863 /* We need to generate a R_NDS32_RELATIVE reloc
4864 for the dynamic linker. */
4865 srelgot = bfd_get_section_by_name (dynobj, ".rela.got");
4866 BFD_ASSERT (srelgot != NULL);
4867
4868 outrel.r_offset = (elf_gp (output_bfd)
4869 + sgot->output_offset + off);
4870 outrel.r_info = ELF32_R_INFO (0, R_NDS32_RELATIVE);
4871 outrel.r_addend = relocation;
4872 loc = srelgot->contents;
4873 loc +=
4874 srelgot->reloc_count * sizeof (Elf32_External_Rela);
4875 bfd_elf32_swap_reloca_out (output_bfd, &outrel, loc);
4876 ++srelgot->reloc_count;
4877 }
4878 local_got_offsets[r_symndx] |= 1;
4879 }
4880 relocation = sgot->output_section->vma + sgot->output_offset + off
4881 - elf_gp (output_bfd);
4882 }
4883
4884 break;
4885
4886 case R_NDS32_16_RELA:
4887 case R_NDS32_20_RELA:
4888 case R_NDS32_5_RELA:
4889 case R_NDS32_32_RELA:
4890 case R_NDS32_9_PCREL_RELA:
4891 case R_NDS32_WORD_9_PCREL_RELA:
4892 case R_NDS32_10_UPCREL_RELA:
4893 case R_NDS32_15_PCREL_RELA:
4894 case R_NDS32_17_PCREL_RELA:
4895 case R_NDS32_25_PCREL_RELA:
4896 case R_NDS32_HI20_RELA:
4897 case R_NDS32_LO12S3_RELA:
4898 case R_NDS32_LO12S2_RELA:
4899 case R_NDS32_LO12S2_DP_RELA:
4900 case R_NDS32_LO12S2_SP_RELA:
4901 case R_NDS32_LO12S1_RELA:
4902 case R_NDS32_LO12S0_RELA:
4903 case R_NDS32_LO12S0_ORI_RELA:
0e1862bb 4904 if (bfd_link_pic (info) && r_symndx != 0
35c08157
KLC
4905 && (input_section->flags & SEC_ALLOC) != 0
4906 && (eliminate_gc_relocs == 0
4907 || (sec && (sec->flags & SEC_EXCLUDE) == 0))
4908 && ((r_type != R_NDS32_9_PCREL_RELA
4909 && r_type != R_NDS32_WORD_9_PCREL_RELA
4910 && r_type != R_NDS32_10_UPCREL_RELA
4911 && r_type != R_NDS32_15_PCREL_RELA
4912 && r_type != R_NDS32_17_PCREL_RELA
4913 && r_type != R_NDS32_25_PCREL_RELA
4914 && !(r_type == R_NDS32_32_RELA
4915 && strcmp (input_section->name, ".eh_frame") == 0))
4916 || (h != NULL && h->dynindx != -1
4917 && (!info->symbolic || !h->def_regular))))
4918 {
4919 Elf_Internal_Rela outrel;
4920 bfd_boolean skip, relocate;
4921 bfd_byte *loc;
4922
4923 /* When generating a shared object, these relocations
4924 are copied into the output file to be resolved at run
4925 time. */
4926
4927 if (sreloc == NULL)
4928 {
4929 const char *name;
4930
4931 name = bfd_elf_string_from_elf_section
4932 (input_bfd, elf_elfheader (input_bfd)->e_shstrndx,
4933 elf_section_data (input_section)->rela.hdr->sh_name);
4934 if (name == NULL)
4935 return FALSE;
4936
4937 BFD_ASSERT (strncmp (name, ".rela", 5) == 0
4938 && strcmp (bfd_get_section_name (input_bfd,
4939 input_section),
4940 name + 5) == 0);
4941
4942 sreloc = bfd_get_section_by_name (dynobj, name);
4943 BFD_ASSERT (sreloc != NULL);
4944 }
4945
4946 skip = FALSE;
4947 relocate = FALSE;
4948
4949 outrel.r_offset = _bfd_elf_section_offset (output_bfd,
4950 info,
4951 input_section,
4952 rel->r_offset);
4953 if (outrel.r_offset == (bfd_vma) - 1)
4954 skip = TRUE;
4955 else if (outrel.r_offset == (bfd_vma) - 2)
4956 skip = TRUE, relocate = TRUE;
4957 outrel.r_offset += (input_section->output_section->vma
4958 + input_section->output_offset);
4959
4960 if (skip)
4961 memset (&outrel, 0, sizeof outrel);
4962 else if (r_type == R_NDS32_17_PCREL_RELA
4963 || r_type == R_NDS32_15_PCREL_RELA
4964 || r_type == R_NDS32_25_PCREL_RELA)
4965 {
4966 BFD_ASSERT (h != NULL && h->dynindx != -1);
4967 outrel.r_info = ELF32_R_INFO (h->dynindx, r_type);
4968 outrel.r_addend = rel->r_addend;
4969 }
4970 else
4971 {
4972 /* h->dynindx may be -1 if this symbol was marked to
4973 become local. */
4974 if (h == NULL
4975 || ((info->symbolic || h->dynindx == -1)
4976 && h->def_regular))
4977 {
4978 relocate = TRUE;
4979 outrel.r_info = ELF32_R_INFO (0, R_NDS32_RELATIVE);
4980 outrel.r_addend = relocation + rel->r_addend;
4981 }
4982 else
4983 {
4984 BFD_ASSERT (h->dynindx != -1);
4985 outrel.r_info = ELF32_R_INFO (h->dynindx, r_type);
4986 outrel.r_addend = rel->r_addend;
4987 }
4988 }
4989
4990 loc = sreloc->contents;
4991 loc += sreloc->reloc_count * sizeof (Elf32_External_Rela);
4992 bfd_elf32_swap_reloca_out (output_bfd, &outrel, loc);
4993 ++sreloc->reloc_count;
4994
4995 /* If this reloc is against an external symbol, we do
4996 not want to fiddle with the addend. Otherwise, we
4997 need to include the symbol value so that it becomes
4998 an addend for the dynamic reloc. */
4999 if (!relocate)
5000 continue;
5001 }
5002 break;
5003
5004 case R_NDS32_25_ABS_RELA:
0e1862bb 5005 if (bfd_link_pic (info))
35c08157
KLC
5006 {
5007 (*_bfd_error_handler)
1c8f6a4d
KLC
5008 (_("%s: warning: cannot deal R_NDS32_25_ABS_RELA in shared "
5009 "mode."), bfd_get_filename (input_bfd));
35c08157
KLC
5010 return FALSE;
5011 }
5012 break;
5013
5014 case R_NDS32_9_PCREL:
5015 r = nds32_elf_do_9_pcrel_reloc (input_bfd, howto, input_section,
5016 contents, offset,
5017 sec, relocation, addend);
5018 goto check_reloc;
5019
5020 case R_NDS32_HI20:
5021 {
5022 Elf_Internal_Rela *lorel;
5023
5024 /* We allow an arbitrary number of HI20 relocs before the
5025 LO12 reloc. This permits gcc to emit the HI and LO relocs
5026 itself. */
5027 for (lorel = rel + 1;
5028 (lorel < relend
5029 && ELF32_R_TYPE (lorel->r_info) == R_NDS32_HI20); lorel++)
5030 continue;
5031 if (lorel < relend
5032 && (ELF32_R_TYPE (lorel->r_info) == R_NDS32_LO12S3
5033 || ELF32_R_TYPE (lorel->r_info) == R_NDS32_LO12S2
5034 || ELF32_R_TYPE (lorel->r_info) == R_NDS32_LO12S1
5035 || ELF32_R_TYPE (lorel->r_info) == R_NDS32_LO12S0))
5036 {
5037 nds32_elf_relocate_hi20 (input_bfd, r_type, rel, lorel,
5038 contents, relocation + addend);
5039 r = bfd_reloc_ok;
5040 }
5041 else
5042 r = _bfd_final_link_relocate (howto, input_bfd, input_section,
1c8f6a4d
KLC
5043 contents, offset, relocation,
5044 addend);
35c08157
KLC
5045 }
5046
5047 goto check_reloc;
5048
5049 case R_NDS32_GOT17S2_RELA:
5050 case R_NDS32_GOT15S2_RELA:
5051 {
5052 bfd_vma off;
5053
5054 BFD_ASSERT (sgot != NULL);
5055
5056 if (h != NULL)
5057 {
5058 bfd_boolean dyn;
5059
5060 off = h->got.offset;
5061 BFD_ASSERT (off != (bfd_vma) - 1);
5062
5063 dyn = htab->root.dynamic_sections_created;
5064 if (!WILL_CALL_FINISH_DYNAMIC_SYMBOL
0e1862bb
L
5065 (dyn, bfd_link_pic (info), h)
5066 || (bfd_link_pic (info)
5067 && (info->symbolic
5068 || h->dynindx == -1
5069 || h->forced_local)
5070 && h->def_regular))
35c08157
KLC
5071 {
5072 /* This is actually a static link, or it is a
5073 -Bsymbolic link and the symbol is defined
5074 locally, or the symbol was forced to be local
5075 because of a version file. We must initialize
5076 this entry in the global offset table. Since the
5077 offset must always be a multiple of 4, we use the
5078 least significant bit to record whether we have
5079 initialized it already.
5080
5081 When doing a dynamic link, we create a .rela.got
5082 relocation entry to initialize the value. This
5083 is done in the finish_dynamic_symbol routine. */
5084 if ((off & 1) != 0)
5085 off &= ~1;
5086 else
5087 {
5088 bfd_put_32 (output_bfd, relocation,
5089 sgot->contents + off);
5090 h->got.offset |= 1;
5091 }
5092 }
5093 }
5094 else
5095 {
5096 bfd_byte *loc;
5097
5098 BFD_ASSERT (local_got_offsets != NULL
5099 && local_got_offsets[r_symndx] != (bfd_vma) - 1);
5100
5101 off = local_got_offsets[r_symndx];
5102
5103 /* The offset must always be a multiple of 4. We use
5104 the least significant bit to record whether we have
5105 already processed this entry. */
5106 if ((off & 1) != 0)
5107 off &= ~1;
5108 else
5109 {
5110 bfd_put_32 (output_bfd, relocation, sgot->contents + off);
5111
0e1862bb 5112 if (bfd_link_pic (info))
35c08157
KLC
5113 {
5114 asection *srelgot;
5115 Elf_Internal_Rela outrel;
5116
5117 /* We need to generate a R_NDS32_RELATIVE reloc
5118 for the dynamic linker. */
5119 srelgot = bfd_get_section_by_name (dynobj, ".rela.got");
5120 BFD_ASSERT (srelgot != NULL);
5121
5122 outrel.r_offset = (elf_gp (output_bfd)
5123 + sgot->output_offset + off);
5124 outrel.r_info = ELF32_R_INFO (0, R_NDS32_RELATIVE);
5125 outrel.r_addend = relocation;
5126 loc = srelgot->contents;
5127 loc +=
5128 srelgot->reloc_count * sizeof (Elf32_External_Rela);
5129 bfd_elf32_swap_reloca_out (output_bfd, &outrel, loc);
5130 ++srelgot->reloc_count;
5131 }
5132 local_got_offsets[r_symndx] |= 1;
5133 }
5134 }
5135 relocation = sgot->output_section->vma + sgot->output_offset + off
5136 - elf_gp (output_bfd);
5137 }
5138 if (relocation & align)
5139 {
5140 /* Incorrect alignment. */
5141 (*_bfd_error_handler)
5142 (_("%B: warning: unaligned access to GOT entry."), input_bfd);
5143 ret = FALSE;
5144 r = bfd_reloc_dangerous;
5145 goto check_reloc;
5146 }
5147 break;
5148
5149 case R_NDS32_SDA16S3_RELA:
5150 case R_NDS32_SDA15S3_RELA:
5151 case R_NDS32_SDA15S3:
5152 align = 0x7;
5153 goto handle_sda;
5154
5155 case R_NDS32_SDA17S2_RELA:
5156 case R_NDS32_SDA15S2_RELA:
5157 case R_NDS32_SDA12S2_SP_RELA:
5158 case R_NDS32_SDA12S2_DP_RELA:
5159 case R_NDS32_SDA15S2:
5160 case R_NDS32_SDA_FP7U2_RELA:
5161 align = 0x3;
5162 goto handle_sda;
5163
5164 case R_NDS32_SDA18S1_RELA:
5165 case R_NDS32_SDA15S1_RELA:
5166 case R_NDS32_SDA15S1:
5167 align = 0x1;
5168 goto handle_sda;
5169
5170 case R_NDS32_SDA19S0_RELA:
5171 case R_NDS32_SDA15S0_RELA:
5172 case R_NDS32_SDA15S0:
5173 {
5174 align = 0x0;
5175handle_sda:
5176 BFD_ASSERT (sec != NULL);
5177
5178 /* If the symbol is in the abs section, the out_bfd will be null.
5179 This happens when the relocation has a symbol@GOTOFF. */
5180 r = nds32_elf_final_sda_base (output_bfd, info, &gp, FALSE);
5181 if (r != bfd_reloc_ok)
5182 {
5183 (*_bfd_error_handler)
5184 (_("%B: warning: relocate SDA_BASE failed."), input_bfd);
5185 ret = FALSE;
5186 goto check_reloc;
5187 }
5188
5189 /* At this point `relocation' contains the object's
5190 address. */
5191 if (r_type == R_NDS32_SDA_FP7U2_RELA)
5192 {
5193 relocation -= fpbase_addr;
5194 }
5195 else
5196 relocation -= gp;
5197 /* Now it contains the offset from _SDA_BASE_. */
5198
5199 /* Make sure alignment is correct. */
5200
5201 if (relocation & align)
5202 {
5203 /* Incorrect alignment. */
5204 (*_bfd_error_handler)
5205 (_("%B(%A): warning: unaligned small data access of type %d."),
5206 input_bfd, input_section, r_type);
5207 ret = FALSE;
5208 goto check_reloc;
5209 }
5210 }
5211
5212 break;
5213 case R_NDS32_17IFC_PCREL_RELA:
5214 case R_NDS32_10IFCU_PCREL_RELA:
5215 /* do nothing */
5216 break;
5217
1c8f6a4d
KLC
5218 case R_NDS32_TLS_LE_HI20:
5219 case R_NDS32_TLS_LE_LO12:
5220 case R_NDS32_TLS_LE_20:
5221 case R_NDS32_TLS_LE_15S0:
5222 case R_NDS32_TLS_LE_15S1:
5223 case R_NDS32_TLS_LE_15S2:
5224 if (elf_hash_table (info)->tls_sec != NULL)
5225 relocation -= (elf_hash_table (info)->tls_sec->vma + TP_OFFSET);
5226 break;
5227 case R_NDS32_TLS_IE_HI20:
5228 case R_NDS32_TLS_IE_LO12S2:
5229 {
5230 /* Relocation is to the entry for this symbol in the global
5231 offset table. */
5232 unsigned int tls_type;
5233 asection *srelgot;
5234 Elf_Internal_Rela outrel;
5235 bfd_vma off;
5236 bfd_byte *loc;
5237 int indx = 0;
5238
5239 BFD_ASSERT (sgot != NULL);
5240 if (h != NULL)
5241 {
5242 bfd_boolean dyn;
5243
5244 off = h->got.offset;
5245 BFD_ASSERT (off != (bfd_vma) - 1);
5246 dyn = htab->root.dynamic_sections_created;
5247 tls_type = ((struct elf_nds32_link_hash_entry *) h)->tls_type;
0e1862bb
L
5248 if (WILL_CALL_FINISH_DYNAMIC_SYMBOL (dyn, bfd_link_pic (info), h)
5249 && (!bfd_link_pic (info)
1c8f6a4d
KLC
5250 || !SYMBOL_REFERENCES_LOCAL (info, h)))
5251 indx = h->dynindx;
5252 }
5253 else
5254 {
5255 /* Never happen currently. */
5256 BFD_ASSERT (local_got_offsets != NULL
5257 && local_got_offsets[r_symndx] != (bfd_vma) - 1);
5258
5259 off = local_got_offsets[r_symndx];
5260
5261 tls_type = elf32_nds32_local_got_tls_type (input_bfd)[r_symndx];
5262 }
5263 relocation = sgot->output_section->vma + sgot->output_offset + off;
5264
5265 if (r_type == R_NDS32_TLS_IE_LO12S2)
5266 break;
5267
5268 /* The offset must always be a multiple of 4. We use
5269 the least significant bit to record whether we have
5270 already processed this entry. */
5271 if ((off & 1) != 0)
5272 off &= ~1;
5273 else
5274 {
5275 bfd_boolean need_relocs = FALSE;
5276 srelgot = htab->srelgot;
0e1862bb 5277 if ((bfd_link_pic (info) || indx != 0)
1c8f6a4d
KLC
5278 && (h == NULL
5279 || ELF_ST_VISIBILITY (h->other) == STV_DEFAULT
5280 || h->root.type != bfd_link_hash_undefweak))
5281 {
5282 need_relocs = TRUE;
5283 BFD_ASSERT (srelgot != NULL);
5284 }
5285 if (tls_type & GOT_TLS_IE)
5286 {
5287 if (need_relocs)
5288 {
5289 if (h->dynindx == 0)
5290 outrel.r_addend = relocation - dtpoff_base (info);
5291 else
5292 outrel.r_addend = 0;
5293 outrel.r_offset = (sgot->output_section->vma
5294 + sgot->output_offset
5295 + off);
5296 outrel.r_info =
5297 ELF32_R_INFO (h->dynindx, R_NDS32_TLS_TPOFF);
5298
5299 loc = srelgot->contents;
5300 loc +=
5301 srelgot->reloc_count * sizeof (Elf32_External_Rela);
5302 bfd_elf32_swap_reloca_out (output_bfd, &outrel, loc);
5303 ++srelgot->reloc_count;
5304 }
5305 else
5306 bfd_put_32 (output_bfd, h->root.u.def.value - TP_OFFSET,
5307 sgot->contents + off);
5308 }
5309 }
5310 }
5311 break;
5312
35c08157
KLC
5313 /* DON'T fall through. */
5314
5315 default:
5316 /* OLD_NDS32_RELOC. */
5317
5318 r = _bfd_final_link_relocate (howto, input_bfd, input_section,
5319 contents, offset, relocation, addend);
5320 goto check_reloc;
5321 }
5322
5323 switch ((int) r_type)
5324 {
5325 case R_NDS32_20_RELA:
5326 case R_NDS32_5_RELA:
5327 case R_NDS32_9_PCREL_RELA:
5328 case R_NDS32_WORD_9_PCREL_RELA:
5329 case R_NDS32_10_UPCREL_RELA:
5330 case R_NDS32_15_PCREL_RELA:
5331 case R_NDS32_17_PCREL_RELA:
5332 case R_NDS32_25_PCREL_RELA:
5333 case R_NDS32_25_ABS_RELA:
5334 case R_NDS32_HI20_RELA:
5335 case R_NDS32_LO12S3_RELA:
5336 case R_NDS32_LO12S2_RELA:
5337 case R_NDS32_LO12S2_DP_RELA:
5338 case R_NDS32_LO12S2_SP_RELA:
5339 case R_NDS32_LO12S1_RELA:
5340 case R_NDS32_LO12S0_RELA:
5341 case R_NDS32_LO12S0_ORI_RELA:
5342 case R_NDS32_SDA16S3_RELA:
5343 case R_NDS32_SDA17S2_RELA:
5344 case R_NDS32_SDA18S1_RELA:
5345 case R_NDS32_SDA19S0_RELA:
5346 case R_NDS32_SDA15S3_RELA:
5347 case R_NDS32_SDA15S2_RELA:
5348 case R_NDS32_SDA12S2_DP_RELA:
5349 case R_NDS32_SDA12S2_SP_RELA:
5350 case R_NDS32_SDA15S1_RELA:
5351 case R_NDS32_SDA15S0_RELA:
5352 case R_NDS32_SDA_FP7U2_RELA:
5353 case R_NDS32_9_PLTREL:
5354 case R_NDS32_25_PLTREL:
5355 case R_NDS32_GOT20:
5356 case R_NDS32_GOT_HI20:
5357 case R_NDS32_GOT_LO12:
5358 case R_NDS32_GOT_LO15:
5359 case R_NDS32_GOT_LO19:
5360 case R_NDS32_GOT15S2_RELA:
5361 case R_NDS32_GOT17S2_RELA:
5362 case R_NDS32_GOTPC20:
5363 case R_NDS32_GOTPC_HI20:
5364 case R_NDS32_GOTPC_LO12:
5365 case R_NDS32_GOTOFF:
5366 case R_NDS32_GOTOFF_HI20:
5367 case R_NDS32_GOTOFF_LO12:
5368 case R_NDS32_GOTOFF_LO15:
5369 case R_NDS32_GOTOFF_LO19:
5370 case R_NDS32_PLTREL_HI20:
5371 case R_NDS32_PLTREL_LO12:
5372 case R_NDS32_PLT_GOTREL_HI20:
5373 case R_NDS32_PLT_GOTREL_LO12:
5374 case R_NDS32_PLT_GOTREL_LO15:
5375 case R_NDS32_PLT_GOTREL_LO19:
5376 case R_NDS32_PLT_GOTREL_LO20:
5377 case R_NDS32_17IFC_PCREL_RELA:
5378 case R_NDS32_10IFCU_PCREL_RELA:
1c8f6a4d
KLC
5379 case R_NDS32_TLS_LE_HI20:
5380 case R_NDS32_TLS_LE_LO12:
5381 case R_NDS32_TLS_IE_HI20:
5382 case R_NDS32_TLS_IE_LO12S2:
5383 case R_NDS32_TLS_LE_20:
5384 case R_NDS32_TLS_LE_15S0:
5385 case R_NDS32_TLS_LE_15S1:
5386 case R_NDS32_TLS_LE_15S2:
35c08157 5387 /* Instruction related relocs must handle endian properly. */
1c8f6a4d 5388 /* NOTE: PIC IS NOT HANDLE YET; DO IT LATER. */
35c08157
KLC
5389 r = nds32_elf_final_link_relocate (howto, input_bfd,
5390 input_section, contents,
5391 rel->r_offset, relocation,
5392 rel->r_addend);
5393 break;
5394
5395 default:
5396 /* All other relocs can use default handler. */
5397 r = _bfd_final_link_relocate (howto, input_bfd, input_section,
5398 contents, rel->r_offset,
5399 relocation, rel->r_addend);
5400 break;
5401 }
5402
5403check_reloc:
5404
5405 if (r != bfd_reloc_ok)
5406 {
5407 /* FIXME: This should be generic enough to go in a utility. */
5408 const char *name;
5409
5410 if (h != NULL)
5411 name = h->root.root.string;
5412 else
5413 {
5414 name = bfd_elf_string_from_elf_section
5415 (input_bfd, symtab_hdr->sh_link, sym->st_name);
5416 if (name == NULL || *name == '\0')
5417 name = bfd_section_name (input_bfd, sec);
5418 }
5419
5420 if (errmsg != NULL)
5421 goto common_error;
5422
5423 switch (r)
5424 {
5425 case bfd_reloc_overflow:
5426 if (!((*info->callbacks->reloc_overflow)
5427 (info, (h ? &h->root : NULL), name, howto->name,
5428 (bfd_vma) 0, input_bfd, input_section, offset)))
5429 return FALSE;
5430 break;
5431
5432 case bfd_reloc_undefined:
5433 if (!((*info->callbacks->undefined_symbol)
5434 (info, name, input_bfd, input_section, offset, TRUE)))
5435 return FALSE;
5436 break;
5437
5438 case bfd_reloc_outofrange:
5439 errmsg = _("internal error: out of range error");
5440 goto common_error;
5441
5442 case bfd_reloc_notsupported:
5443 errmsg = _("internal error: unsupported relocation error");
5444 goto common_error;
5445
5446 case bfd_reloc_dangerous:
5447 errmsg = _("internal error: dangerous error");
5448 goto common_error;
5449
5450 default:
5451 errmsg = _("internal error: unknown error");
5452 /* Fall through. */
5453
5454common_error:
5455 if (!((*info->callbacks->warning)
5456 (info, errmsg, name, input_bfd, input_section, offset)))
5457 return FALSE;
5458 break;
5459 }
5460 }
5461 }
5462
5463 return ret;
5464}
5465
5466/* Finish up dynamic symbol handling. We set the contents of various
5467 dynamic sections here. */
5468
5469static bfd_boolean
5470nds32_elf_finish_dynamic_symbol (bfd *output_bfd, struct bfd_link_info *info,
5471 struct elf_link_hash_entry *h, Elf_Internal_Sym *sym)
5472{
5473 struct elf_nds32_link_hash_table *htab;
5474 bfd_byte *loc;
5475
5476 htab = nds32_elf_hash_table (info);
5477
5478 if (h->plt.offset != (bfd_vma) - 1)
5479 {
5480 asection *splt;
5481 asection *sgot;
5482 asection *srela;
5483
5484 bfd_vma plt_index;
5485 bfd_vma got_offset;
5486 bfd_vma local_plt_offset;
5487 Elf_Internal_Rela rela;
5488
5489 /* This symbol has an entry in the procedure linkage table. Set
5490 it up. */
5491
5492 BFD_ASSERT (h->dynindx != -1);
5493
5494 splt = htab->splt;
5495 sgot = htab->sgotplt;
5496 srela = htab->srelplt;
5497 BFD_ASSERT (splt != NULL && sgot != NULL && srela != NULL);
5498
5499 /* Get the index in the procedure linkage table which
5500 corresponds to this symbol. This is the index of this symbol
5501 in all the symbols for which we are making plt entries. The
5502 first entry in the procedure linkage table is reserved. */
5503 plt_index = h->plt.offset / PLT_ENTRY_SIZE - 1;
5504
5505 /* Get the offset into the .got table of the entry that
5506 corresponds to this function. Each .got entry is 4 bytes.
5507 The first three are reserved. */
5508 got_offset = (plt_index + 3) * 4;
5509
5510 /* Fill in the entry in the procedure linkage table. */
0e1862bb 5511 if (!bfd_link_pic (info))
35c08157
KLC
5512 {
5513 unsigned long insn;
5514
5515 insn = PLT_ENTRY_WORD0 + (((sgot->output_section->vma
5516 + sgot->output_offset + got_offset) >> 12)
5517 & 0xfffff);
5518 bfd_putb32 (insn, splt->contents + h->plt.offset);
5519
5520 insn = PLT_ENTRY_WORD1 + (((sgot->output_section->vma
5521 + sgot->output_offset + got_offset) & 0x0fff)
5522 >> 2);
5523 bfd_putb32 (insn, splt->contents + h->plt.offset + 4);
5524
5525 insn = PLT_ENTRY_WORD2;
5526 bfd_putb32 (insn, splt->contents + h->plt.offset + 8);
5527
5528 insn = PLT_ENTRY_WORD3 + (plt_index & 0x7ffff);
5529 bfd_putb32 (insn, splt->contents + h->plt.offset + 12);
5530
5531 insn = PLT_ENTRY_WORD4
5532 + (((unsigned int) ((-(h->plt.offset + 16)) >> 1)) & 0xffffff);
5533 bfd_putb32 (insn, splt->contents + h->plt.offset + 16);
5534 local_plt_offset = 12;
5535 }
5536 else
5537 {
5538 /* sda_base must be set at this time. */
5539 unsigned long insn;
5540 long offset;
5541
5542 /* FIXME, sda_base is 65536, it will damage opcode. */
5543 /* insn = PLT_PIC_ENTRY_WORD0 + (((got_offset - sda_base) >> 2) & 0x7fff); */
5544 offset = sgot->output_section->vma + sgot->output_offset + got_offset
5545 - elf_gp (output_bfd);
5546 insn = PLT_PIC_ENTRY_WORD0 + ((offset >> 12) & 0xfffff);
5547 bfd_putb32 (insn, splt->contents + h->plt.offset);
5548
5549 insn = PLT_PIC_ENTRY_WORD1 + (offset & 0xfff);
5550 bfd_putb32 (insn, splt->contents + h->plt.offset + 4);
5551
5552 insn = PLT_PIC_ENTRY_WORD2;
5553 bfd_putb32 (insn, splt->contents + h->plt.offset + 8);
5554
5555 insn = PLT_PIC_ENTRY_WORD3;
5556 bfd_putb32 (insn, splt->contents + h->plt.offset + 12);
5557
5558 insn = PLT_PIC_ENTRY_WORD4 + (plt_index & 0x7fffff);
5559 bfd_putb32 (insn, splt->contents + h->plt.offset + 16);
5560
5561 insn = PLT_PIC_ENTRY_WORD5
5562 + (((unsigned int) ((-(h->plt.offset + 20)) >> 1)) & 0xffffff);
5563 bfd_putb32 (insn, splt->contents + h->plt.offset + 20);
5564
5565 local_plt_offset = 16;
5566 }
5567
5568 /* Fill in the entry in the global offset table,
5569 so it will fall through to the next instruction for the first time. */
5570 bfd_put_32 (output_bfd,
5571 (splt->output_section->vma + splt->output_offset
5572 + h->plt.offset + local_plt_offset),
5573 sgot->contents + got_offset);
5574
5575 /* Fill in the entry in the .rela.plt section. */
5576 rela.r_offset = (sgot->output_section->vma
5577 + sgot->output_offset + got_offset);
5578 rela.r_info = ELF32_R_INFO (h->dynindx, R_NDS32_JMP_SLOT);
5579 rela.r_addend = 0;
5580 loc = srela->contents;
5581 loc += plt_index * sizeof (Elf32_External_Rela);
5582 bfd_elf32_swap_reloca_out (output_bfd, &rela, loc);
5583
5584 if (!h->def_regular)
5585 {
5586 /* Mark the symbol as undefined, rather than as defined in
5587 the .plt section. Leave the value alone. */
5588 sym->st_shndx = SHN_UNDEF;
5589 if (!h->ref_regular_nonweak)
5590 sym->st_value = 0;
5591 }
5592 }
5593
5594 if (h->got.offset != (bfd_vma) - 1)
5595 {
5596 asection *sgot;
5597 asection *srela;
5598 Elf_Internal_Rela rela;
5599
5600 /* This symbol has an entry in the global offset table.
5601 Set it up. */
5602
5603 sgot = htab->sgot;
5604 srela = htab->srelgot;
5605 BFD_ASSERT (sgot != NULL && srela != NULL);
5606
5607 rela.r_offset = (sgot->output_section->vma
5608 + sgot->output_offset + (h->got.offset & ~1));
5609
5610 /* If this is a -Bsymbolic link, and the symbol is defined
5611 locally, we just want to emit a RELATIVE reloc. Likewise if
5612 the symbol was forced to be local because of a version file.
5613 The entry in the global offset table will already have been
5614 initialized in the relocate_section function. */
0e1862bb 5615 if (bfd_link_pic (info)
35c08157
KLC
5616 && (info->symbolic
5617 || h->dynindx == -1 || h->forced_local) && h->def_regular)
5618 {
5619 rela.r_info = ELF32_R_INFO (0, R_NDS32_RELATIVE);
5620 rela.r_addend = (h->root.u.def.value
5621 + h->root.u.def.section->output_section->vma
5622 + h->root.u.def.section->output_offset);
5623 }
5624 else
5625 {
5626 BFD_ASSERT ((h->got.offset & 1) == 0);
5627 bfd_put_32 (output_bfd, (bfd_vma) 0,
5628 sgot->contents + h->got.offset);
5629 rela.r_info = ELF32_R_INFO (h->dynindx, R_NDS32_GLOB_DAT);
5630 rela.r_addend = 0;
5631 }
5632
5633 loc = srela->contents;
5634 loc += srela->reloc_count * sizeof (Elf32_External_Rela);
5635 bfd_elf32_swap_reloca_out (output_bfd, &rela, loc);
5636 ++srela->reloc_count;
5637 }
5638
5639 if (h->needs_copy)
5640 {
5641 asection *s;
5642 Elf_Internal_Rela rela;
5643
5644 /* This symbols needs a copy reloc. Set it up. */
5645
5646 BFD_ASSERT (h->dynindx != -1
5647 && (h->root.type == bfd_link_hash_defined
5648 || h->root.type == bfd_link_hash_defweak));
5649
5650 s = bfd_get_section_by_name (h->root.u.def.section->owner, ".rela.bss");
5651 BFD_ASSERT (s != NULL);
5652
5653 rela.r_offset = (h->root.u.def.value
5654 + h->root.u.def.section->output_section->vma
5655 + h->root.u.def.section->output_offset);
5656 rela.r_info = ELF32_R_INFO (h->dynindx, R_NDS32_COPY);
5657 rela.r_addend = 0;
5658 loc = s->contents;
5659 loc += s->reloc_count * sizeof (Elf32_External_Rela);
5660 bfd_elf32_swap_reloca_out (output_bfd, &rela, loc);
5661 ++s->reloc_count;
5662 }
5663
5664 /* Mark some specially defined symbols as absolute. */
5665 if (strcmp (h->root.root.string, "_DYNAMIC") == 0
5666 || strcmp (h->root.root.string, "_GLOBAL_OFFSET_TABLE_") == 0)
5667 sym->st_shndx = SHN_ABS;
5668
5669 return TRUE;
5670}
5671
5672
5673/* Finish up the dynamic sections. */
5674
5675static bfd_boolean
5676nds32_elf_finish_dynamic_sections (bfd *output_bfd, struct bfd_link_info *info)
5677{
5678 struct elf_nds32_link_hash_table *htab;
5679 bfd *dynobj;
5680 asection *sdyn;
5681 asection *sgot;
5682
5683 htab = nds32_elf_hash_table (info);
5684 dynobj = htab->root.dynobj;
5685
5686 sgot = htab->sgotplt;
5687 sdyn = bfd_get_section_by_name (dynobj, ".dynamic");
5688
5689 if (htab->root.dynamic_sections_created)
5690 {
5691 asection *splt;
5692 Elf32_External_Dyn *dyncon, *dynconend;
5693
5694 BFD_ASSERT (sgot != NULL && sdyn != NULL);
5695
5696 dyncon = (Elf32_External_Dyn *) sdyn->contents;
5697 dynconend = (Elf32_External_Dyn *) (sdyn->contents + sdyn->size);
5698
5699 for (; dyncon < dynconend; dyncon++)
5700 {
5701 Elf_Internal_Dyn dyn;
5702 asection *s;
5703
5704 bfd_elf32_swap_dyn_in (dynobj, dyncon, &dyn);
5705
5706 switch (dyn.d_tag)
5707 {
5708 default:
5709 break;
5710
5711 case DT_PLTGOT:
5712 /* name = ".got"; */
5713 s = htab->sgot->output_section;
5714 goto get_vma;
5715 case DT_JMPREL:
5716 s = htab->srelplt->output_section;
5717 get_vma:
5718 BFD_ASSERT (s != NULL);
5719 dyn.d_un.d_ptr = s->vma;
5720 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
5721 break;
5722
5723 case DT_PLTRELSZ:
5724 s = htab->srelplt->output_section;
5725 BFD_ASSERT (s != NULL);
5726 dyn.d_un.d_val = s->size;
5727 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
5728 break;
5729
5730 case DT_RELASZ:
5731 /* My reading of the SVR4 ABI indicates that the
5732 procedure linkage table relocs (DT_JMPREL) should be
5733 included in the overall relocs (DT_RELA). This is
5734 what Solaris does. However, UnixWare can not handle
5735 that case. Therefore, we override the DT_RELASZ entry
5736 here to make it not include the JMPREL relocs. Since
5737 the linker script arranges for .rela.plt to follow all
5738 other relocation sections, we don't have to worry
5739 about changing the DT_RELA entry. */
5740 if (htab->srelplt != NULL)
5741 {
5742 s = htab->srelplt->output_section;
5743 dyn.d_un.d_val -= s->size;
5744 }
5745 bfd_elf32_swap_dyn_out (output_bfd, &dyn, dyncon);
5746 break;
5747 }
5748 }
5749
5750 /* Fill in the first entry in the procedure linkage table. */
5751 splt = htab->splt;
5752 if (splt && splt->size > 0)
5753 {
0e1862bb 5754 if (bfd_link_pic (info))
35c08157
KLC
5755 {
5756 unsigned long insn;
5757 long offset;
5758
5759 /* FIXME, sda_base is 65536, it will damage opcode. */
5760 /* insn = PLT_PIC_ENTRY_WORD0 + (((got_offset - sda_base) >> 2) & 0x7fff); */
5761 offset = sgot->output_section->vma + sgot->output_offset + 4
5762 - elf_gp (output_bfd);
5763 insn = PLT0_PIC_ENTRY_WORD0 | ((offset >> 12) & 0xfffff);
5764 bfd_putb32 (insn, splt->contents);
5765
5766 /* insn = PLT0_PIC_ENTRY_WORD0 | (((8 - sda_base) >> 2) & 0x7fff) ; */
5767 /* here has a typo? */
5768 insn = PLT0_PIC_ENTRY_WORD1 | (offset & 0xfff);
5769 bfd_putb32 (insn, splt->contents + 4);
5770
5771 insn = PLT0_PIC_ENTRY_WORD2;
5772 bfd_putb32 (insn, splt->contents + 8);
5773
5774 insn = PLT0_PIC_ENTRY_WORD3;
5775 bfd_putb32 (insn, splt->contents + 12);
5776
5777 insn = PLT0_PIC_ENTRY_WORD4;
5778 bfd_putb32 (insn, splt->contents + 16);
5779
5780 insn = PLT0_PIC_ENTRY_WORD5;
5781 bfd_putb32 (insn, splt->contents + 20);
5782 }
5783 else
5784 {
5785 unsigned long insn;
5786 unsigned long addr;
5787
5788 /* addr = .got + 4 */
5789 addr = sgot->output_section->vma + sgot->output_offset + 4;
5790 insn = PLT0_ENTRY_WORD0 | ((addr >> 12) & 0xfffff);
5791 bfd_putb32 (insn, splt->contents);
5792
5793 insn = PLT0_ENTRY_WORD1 | (addr & 0x0fff);
5794 bfd_putb32 (insn, splt->contents + 4);
5795
5796 insn = PLT0_ENTRY_WORD2;
5797 bfd_putb32 (insn, splt->contents + 8);
5798
5799 insn = PLT0_ENTRY_WORD3;
5800 bfd_putb32 (insn, splt->contents + 12);
5801
5802 insn = PLT0_ENTRY_WORD4;
5803 bfd_putb32 (insn, splt->contents + 16);
5804 }
5805
5806 elf_section_data (splt->output_section)->this_hdr.sh_entsize =
5807 PLT_ENTRY_SIZE;
5808 }
5809 }
5810
5811 /* Fill in the first three entries in the global offset table. */
5812 if (sgot && sgot->size > 0)
5813 {
5814 if (sdyn == NULL)
5815 bfd_put_32 (output_bfd, (bfd_vma) 0, sgot->contents);
5816 else
5817 bfd_put_32 (output_bfd,
5818 sdyn->output_section->vma + sdyn->output_offset,
5819 sgot->contents);
5820 bfd_put_32 (output_bfd, (bfd_vma) 0, sgot->contents + 4);
5821 bfd_put_32 (output_bfd, (bfd_vma) 0, sgot->contents + 8);
5822
5823 elf_section_data (sgot->output_section)->this_hdr.sh_entsize = 4;
5824 }
5825
5826 return TRUE;
5827}
5828\f
5829
5830/* Set the right machine number. */
5831
5832static bfd_boolean
5833nds32_elf_object_p (bfd *abfd)
5834{
5835 static unsigned int cur_arch = 0;
5836
5837 if (E_N1_ARCH != (elf_elfheader (abfd)->e_flags & EF_NDS_ARCH))
5838 {
5839 /* E_N1_ARCH is a wild card, so it is set only when no others exist. */
5840 cur_arch = (elf_elfheader (abfd)->e_flags & EF_NDS_ARCH);
5841 }
5842
5843 switch (cur_arch)
5844 {
5845 default:
5846 case E_N1_ARCH:
5847 bfd_default_set_arch_mach (abfd, bfd_arch_nds32, bfd_mach_n1);
5848 break;
5849 case E_N1H_ARCH:
5850 bfd_default_set_arch_mach (abfd, bfd_arch_nds32, bfd_mach_n1h);
5851 break;
5852 case E_NDS_ARCH_STAR_V2_0:
5853 bfd_default_set_arch_mach (abfd, bfd_arch_nds32, bfd_mach_n1h_v2);
5854 break;
5855 case E_NDS_ARCH_STAR_V3_0:
5856 bfd_default_set_arch_mach (abfd, bfd_arch_nds32, bfd_mach_n1h_v3);
5857 break;
5858 case E_NDS_ARCH_STAR_V3_M:
5859 bfd_default_set_arch_mach (abfd, bfd_arch_nds32, bfd_mach_n1h_v3m);
5860 break;
5861 }
5862
5863 return TRUE;
5864}
5865
5866/* Store the machine number in the flags field. */
5867
5868static void
5869nds32_elf_final_write_processing (bfd *abfd,
5870 bfd_boolean linker ATTRIBUTE_UNUSED)
5871{
5872 unsigned long val;
5873 static unsigned int cur_mach = 0;
5874
5875 if (bfd_mach_n1 != bfd_get_mach (abfd))
5876 {
5877 cur_mach = bfd_get_mach (abfd);
5878 }
5879
5880 switch (cur_mach)
5881 {
5882 case bfd_mach_n1:
5883 /* Only happen when object is empty, since the case is abandon. */
5884 val = E_N1_ARCH;
5885 val |= E_NDS_ABI_AABI;
5886 val |= E_NDS32_ELF_VER_1_4;
5887 break;
5888 case bfd_mach_n1h:
5889 val = E_N1H_ARCH;
5890 break;
5891 case bfd_mach_n1h_v2:
5892 val = E_NDS_ARCH_STAR_V2_0;
5893 break;
5894 case bfd_mach_n1h_v3:
5895 val = E_NDS_ARCH_STAR_V3_0;
5896 break;
5897 case bfd_mach_n1h_v3m:
5898 val = E_NDS_ARCH_STAR_V3_M;
5899 break;
5900 default:
5901 val = 0;
5902 break;
5903 }
5904
5905 elf_elfheader (abfd)->e_flags &= ~EF_NDS_ARCH;
5906 elf_elfheader (abfd)->e_flags |= val;
5907}
5908
5909/* Function to keep NDS32 specific file flags. */
5910
5911static bfd_boolean
5912nds32_elf_set_private_flags (bfd *abfd, flagword flags)
5913{
5914 BFD_ASSERT (!elf_flags_init (abfd)
5915 || elf_elfheader (abfd)->e_flags == flags);
5916
5917 elf_elfheader (abfd)->e_flags = flags;
5918 elf_flags_init (abfd) = TRUE;
5919 return TRUE;
5920}
5921
5922static unsigned int
5923convert_e_flags (unsigned int e_flags, unsigned int arch)
5924{
5925 if ((e_flags & EF_NDS_ARCH) == E_NDS_ARCH_STAR_V0_9)
5926 {
5927 /* From 0.9 to 1.0. */
5928 e_flags = (e_flags & (~EF_NDS_ARCH)) | E_NDS_ARCH_STAR_V1_0;
5929
5930 /* Invert E_NDS32_HAS_NO_MAC_INST. */
5931 e_flags ^= E_NDS32_HAS_NO_MAC_INST;
5932 if (arch == E_NDS_ARCH_STAR_V1_0)
5933 {
5934 /* Done. */
5935 return e_flags;
5936 }
5937 }
5938
5939 /* From 1.0 to 2.0. */
5940 e_flags = (e_flags & (~EF_NDS_ARCH)) | E_NDS_ARCH_STAR_V2_0;
5941
5942 /* Clear E_NDS32_HAS_MFUSR_PC_INST. */
5943 e_flags &= ~E_NDS32_HAS_MFUSR_PC_INST;
5944
5945 /* Invert E_NDS32_HAS_NO_MAC_INST. */
5946 e_flags ^= E_NDS32_HAS_NO_MAC_INST;
5947 return e_flags;
5948}
5949
5950static bfd_boolean
5951nds32_check_vec_size (bfd *ibfd)
5952{
5953 static unsigned int nds32_vec_size = 0;
5954
5955 asection *sec_t = NULL;
5956 bfd_byte *contents = NULL;
5957
5958 sec_t = bfd_get_section_by_name (ibfd, ".nds32_e_flags");
5959
5960 if (sec_t && sec_t->size >= 4)
5961 {
5962 /* Get vec_size in file. */
5963 unsigned int flag_t;
5964
0c4bd9d9 5965 nds32_get_section_contents (ibfd, sec_t, &contents, TRUE);
35c08157
KLC
5966 flag_t = bfd_get_32 (ibfd, contents);
5967
5968 /* The value could only be 4 or 16. */
5969
5970 if (!nds32_vec_size)
5971 /* Set if not set yet. */
5972 nds32_vec_size = (flag_t & 0x3);
5973 else if (nds32_vec_size != (flag_t & 0x3))
5974 {
5975 (*_bfd_error_handler) (_("%B: ISR vector size mismatch"
5976 " with previous modules, previous %u-byte, current %u-byte"),
5977 ibfd,
5978 nds32_vec_size == 1 ? 4 : nds32_vec_size == 2 ? 16 : 0xffffffff,
5979 (flag_t & 0x3) == 1 ? 4 : (flag_t & 0x3) == 2 ? 16 : 0xffffffff);
5980 return FALSE;
5981 }
5982 else
5983 /* Only keep the first vec_size section. */
5984 sec_t->flags |= SEC_EXCLUDE;
5985 }
5986
5987 return TRUE;
5988}
5989
5990/* Merge backend specific data from an object file to the output
5991 object file when linking. */
5992
5993static bfd_boolean
5994nds32_elf_merge_private_bfd_data (bfd *ibfd, bfd *obfd)
5995{
5996 flagword out_flags;
5997 flagword in_flags;
5998 flagword out_16regs;
5999 flagword in_no_mac;
6000 flagword out_no_mac;
6001 flagword in_16regs;
6002 flagword out_version;
6003 flagword in_version;
6004 flagword out_fpu_config;
6005 flagword in_fpu_config;
6006
6007 /* TODO: Revise to use object-attributes instead. */
6008 if (!nds32_check_vec_size (ibfd))
6009 return FALSE;
6010
6011 if (bfd_get_flavour (ibfd) != bfd_target_elf_flavour
6012 || bfd_get_flavour (obfd) != bfd_target_elf_flavour)
6013 return TRUE;
6014
6015 if (bfd_little_endian (ibfd) != bfd_little_endian (obfd))
6016 {
6017 (*_bfd_error_handler)
6018 (_("%B: warning: Endian mismatch with previous modules."), ibfd);
6019
6020 bfd_set_error (bfd_error_bad_value);
6021 return FALSE;
6022 }
6023
6024 in_version = elf_elfheader (ibfd)->e_flags & EF_NDS32_ELF_VERSION;
6025 if (in_version == E_NDS32_ELF_VER_1_2)
6026 {
6027 (*_bfd_error_handler)
6028 (_("%B: warning: Older version of object file encountered, "
6029 "Please recompile with current tool chain."), ibfd);
6030 }
6031
6032 /* We may need to merge V1 and V2 arch object files to V2. */
6033 if ((elf_elfheader (ibfd)->e_flags & EF_NDS_ARCH)
6034 != (elf_elfheader (obfd)->e_flags & EF_NDS_ARCH))
6035 {
6036 /* Need to convert version. */
6037 if ((elf_elfheader (ibfd)->e_flags & EF_NDS_ARCH)
6038 == E_NDS_ARCH_STAR_RESERVED)
6039 {
6040 elf_elfheader (obfd)->e_flags = elf_elfheader (ibfd)->e_flags;
6041 }
6042 else if ((elf_elfheader (obfd)->e_flags & EF_NDS_ARCH) == E_NDS_ARCH_STAR_V0_9
6043 || (elf_elfheader (ibfd)->e_flags & EF_NDS_ARCH)
6044 > (elf_elfheader (obfd)->e_flags & EF_NDS_ARCH))
6045 {
6046 elf_elfheader (obfd)->e_flags =
6047 convert_e_flags (elf_elfheader (obfd)->e_flags,
6048 (elf_elfheader (ibfd)->e_flags & EF_NDS_ARCH));
6049 }
6050 else
6051 {
6052 elf_elfheader (ibfd)->e_flags =
6053 convert_e_flags (elf_elfheader (ibfd)->e_flags,
6054 (elf_elfheader (obfd)->e_flags & EF_NDS_ARCH));
6055 }
6056 }
6057
6058 /* Extract some flags. */
6059 in_flags = elf_elfheader (ibfd)->e_flags
6060 & (~(E_NDS32_HAS_REDUCED_REGS | EF_NDS32_ELF_VERSION
6061 | E_NDS32_HAS_NO_MAC_INST | E_NDS32_FPU_REG_CONF));
6062
6063 /* The following flags need special treatment. */
6064 in_16regs = elf_elfheader (ibfd)->e_flags & E_NDS32_HAS_REDUCED_REGS;
6065 in_no_mac = elf_elfheader (ibfd)->e_flags & E_NDS32_HAS_NO_MAC_INST;
6066 in_fpu_config = elf_elfheader (ibfd)->e_flags & E_NDS32_FPU_REG_CONF;
6067
6068 /* Extract some flags. */
6069 out_flags = elf_elfheader (obfd)->e_flags
6070 & (~(E_NDS32_HAS_REDUCED_REGS | EF_NDS32_ELF_VERSION
6071 | E_NDS32_HAS_NO_MAC_INST | E_NDS32_FPU_REG_CONF));
6072
6073 /* The following flags need special treatment. */
6074 out_16regs = elf_elfheader (obfd)->e_flags & E_NDS32_HAS_REDUCED_REGS;
6075 out_no_mac = elf_elfheader (obfd)->e_flags & E_NDS32_HAS_NO_MAC_INST;
6076 out_fpu_config = elf_elfheader (obfd)->e_flags & E_NDS32_FPU_REG_CONF;
6077 out_version = elf_elfheader (obfd)->e_flags & EF_NDS32_ELF_VERSION;
6078 if (!elf_flags_init (obfd))
6079 {
6080 /* If the input is the default architecture then do not
6081 bother setting the flags for the output architecture,
6082 instead allow future merges to do this. If no future
6083 merges ever set these flags then they will retain their
6084 unitialised values, which surprise surprise, correspond
6085 to the default values. */
6086 if (bfd_get_arch_info (ibfd)->the_default)
6087 return TRUE;
6088
6089 elf_flags_init (obfd) = TRUE;
6090 elf_elfheader (obfd)->e_flags = elf_elfheader (ibfd)->e_flags;
6091
6092 if (bfd_get_arch (obfd) == bfd_get_arch (ibfd)
6093 && bfd_get_arch_info (obfd)->the_default)
6094 {
6095 return bfd_set_arch_mach (obfd, bfd_get_arch (ibfd),
6096 bfd_get_mach (ibfd));
6097 }
6098
6099 return TRUE;
6100 }
6101
6102 /* Check flag compatibility. */
6103 if ((in_flags & EF_NDS_ABI) != (out_flags & EF_NDS_ABI))
6104 {
6105 (*_bfd_error_handler)
6106 (_("%B: error: ABI mismatch with previous modules."), ibfd);
6107
6108 bfd_set_error (bfd_error_bad_value);
6109 return FALSE;
6110 }
6111
6112 if ((in_flags & EF_NDS_ARCH) != (out_flags & EF_NDS_ARCH))
6113 {
6114 if (((in_flags & EF_NDS_ARCH) != E_N1_ARCH))
6115 {
6116 (*_bfd_error_handler)
6117 (_("%B: error: Instruction set mismatch with previous modules."), ibfd);
6118
6119 bfd_set_error (bfd_error_bad_value);
6120 return FALSE;
6121 }
6122 }
6123
6124 /* When linking with V1.2 and V1.3 objects together the output is V1.2.
6125 and perf ext1 and DIV are mergerd to perf ext1. */
6126 if (in_version == E_NDS32_ELF_VER_1_2 || out_version == E_NDS32_ELF_VER_1_2)
6127 {
6128 elf_elfheader (obfd)->e_flags =
6129 (in_flags & (~(E_NDS32_HAS_EXT_INST | E_NDS32_HAS_DIV_INST)))
6130 | (out_flags & (~(E_NDS32_HAS_EXT_INST | E_NDS32_HAS_DIV_INST)))
6131 | (((in_flags & (E_NDS32_HAS_EXT_INST | E_NDS32_HAS_DIV_INST)))
6132 ? E_NDS32_HAS_EXT_INST : 0)
6133 | (((out_flags & (E_NDS32_HAS_EXT_INST | E_NDS32_HAS_DIV_INST)))
6134 ? E_NDS32_HAS_EXT_INST : 0)
6135 | (in_16regs & out_16regs) | (in_no_mac & out_no_mac)
6136 | ((in_version > out_version) ? out_version : in_version);
6137 }
6138 else
6139 {
6140 if (in_version != out_version)
6141 (*_bfd_error_handler) (_("%B: warning: Incompatible elf-versions %s and %s."),
6142 ibfd, nds32_elfver_strtab[out_version],
6143 nds32_elfver_strtab[in_version]);
6144
6145 elf_elfheader (obfd)->e_flags = in_flags | out_flags
6146 | (in_16regs & out_16regs) | (in_no_mac & out_no_mac)
6147 | (in_fpu_config > out_fpu_config ? in_fpu_config : out_fpu_config)
6148 | (in_version > out_version ? out_version : in_version);
6149 }
6150
6151 return TRUE;
6152}
6153
6154/* Display the flags field. */
6155
6156static bfd_boolean
6157nds32_elf_print_private_bfd_data (bfd *abfd, void *ptr)
6158{
6159 FILE *file = (FILE *) ptr;
6160
6161 BFD_ASSERT (abfd != NULL && ptr != NULL);
6162
6163 _bfd_elf_print_private_bfd_data (abfd, ptr);
6164
6165 fprintf (file, _("private flags = %lx"), elf_elfheader (abfd)->e_flags);
6166
6167 switch (elf_elfheader (abfd)->e_flags & EF_NDS_ARCH)
6168 {
6169 default:
6170 case E_N1_ARCH:
6171 fprintf (file, _(": n1 instructions"));
6172 break;
6173 case E_N1H_ARCH:
6174 fprintf (file, _(": n1h instructions"));
6175 break;
6176 }
6177
6178 fputc ('\n', file);
6179
6180 return TRUE;
6181}
6182
6183static unsigned int
6184nds32_elf_action_discarded (asection *sec)
6185{
6186
6187 if (strncmp
6188 (".gcc_except_table", sec->name, sizeof (".gcc_except_table") - 1) == 0)
6189 return 0;
6190
6191 return _bfd_elf_default_action_discarded (sec);
6192}
6193
6194static asection *
6195nds32_elf_gc_mark_hook (asection *sec, struct bfd_link_info *info,
6196 Elf_Internal_Rela *rel, struct elf_link_hash_entry *h,
6197 Elf_Internal_Sym *sym)
6198{
6199 if (h != NULL)
6200 switch (ELF32_R_TYPE (rel->r_info))
6201 {
6202 case R_NDS32_GNU_VTINHERIT:
6203 case R_NDS32_GNU_VTENTRY:
6204 case R_NDS32_RELA_GNU_VTINHERIT:
6205 case R_NDS32_RELA_GNU_VTENTRY:
6206 return NULL;
6207 }
6208
6209 return _bfd_elf_gc_mark_hook (sec, info, rel, h, sym);
6210}
6211
6212static bfd_boolean
6213nds32_elf_gc_sweep_hook (bfd *abfd, struct bfd_link_info *info, asection *sec,
6214 const Elf_Internal_Rela *relocs)
6215{
6216 /* Update the got entry reference counts for the section being removed. */
6217 Elf_Internal_Shdr *symtab_hdr;
6218 struct elf_link_hash_entry **sym_hashes;
6219 bfd_signed_vma *local_got_refcounts;
6220 const Elf_Internal_Rela *rel, *relend;
6221
6222 elf_section_data (sec)->local_dynrel = NULL;
6223
6224 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
6225 sym_hashes = elf_sym_hashes (abfd);
6226 local_got_refcounts = elf_local_got_refcounts (abfd);
6227
6228 relend = relocs + sec->reloc_count;
6229 for (rel = relocs; rel < relend; rel++)
6230 {
6231 unsigned long r_symndx;
6232 struct elf_link_hash_entry *h = NULL;
6233
6234 r_symndx = ELF32_R_SYM (rel->r_info);
6235 if (r_symndx >= symtab_hdr->sh_info)
6236 {
6237 /* External symbol. */
6238 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
6239 while (h->root.type == bfd_link_hash_indirect
6240 || h->root.type == bfd_link_hash_warning)
6241 h = (struct elf_link_hash_entry *) h->root.u.i.link;
6242 }
6243
6244 switch (ELF32_R_TYPE (rel->r_info))
6245 {
6246 case R_NDS32_GOT_HI20:
6247 case R_NDS32_GOT_LO12:
6248 case R_NDS32_GOT_LO15:
6249 case R_NDS32_GOT_LO19:
6250 case R_NDS32_GOT17S2_RELA:
6251 case R_NDS32_GOT15S2_RELA:
6252 case R_NDS32_GOTOFF:
6253 case R_NDS32_GOTOFF_HI20:
6254 case R_NDS32_GOTOFF_LO12:
6255 case R_NDS32_GOTOFF_LO15:
6256 case R_NDS32_GOTOFF_LO19:
6257 case R_NDS32_GOT20:
6258 case R_NDS32_GOTPC_HI20:
6259 case R_NDS32_GOTPC_LO12:
6260 case R_NDS32_GOTPC20:
6261 if (h != NULL)
6262 {
6263 if (h->got.refcount > 0)
6264 h->got.refcount--;
6265 }
6266 else
6267 {
6268 if (local_got_refcounts && local_got_refcounts[r_symndx] > 0)
6269 local_got_refcounts[r_symndx]--;
6270 }
6271 break;
6272
6273 case R_NDS32_16_RELA:
6274 case R_NDS32_20_RELA:
6275 case R_NDS32_5_RELA:
6276 case R_NDS32_32_RELA:
6277 case R_NDS32_HI20_RELA:
6278 case R_NDS32_LO12S3_RELA:
6279 case R_NDS32_LO12S2_RELA:
6280 case R_NDS32_LO12S2_DP_RELA:
6281 case R_NDS32_LO12S2_SP_RELA:
6282 case R_NDS32_LO12S1_RELA:
6283 case R_NDS32_LO12S0_RELA:
6284 case R_NDS32_LO12S0_ORI_RELA:
6285 case R_NDS32_SDA16S3_RELA:
6286 case R_NDS32_SDA17S2_RELA:
6287 case R_NDS32_SDA18S1_RELA:
6288 case R_NDS32_SDA19S0_RELA:
6289 case R_NDS32_SDA15S3_RELA:
6290 case R_NDS32_SDA15S2_RELA:
6291 case R_NDS32_SDA12S2_DP_RELA:
6292 case R_NDS32_SDA12S2_SP_RELA:
6293 case R_NDS32_SDA15S1_RELA:
6294 case R_NDS32_SDA15S0_RELA:
6295 case R_NDS32_SDA_FP7U2_RELA:
6296 case R_NDS32_15_PCREL_RELA:
6297 case R_NDS32_17_PCREL_RELA:
6298 case R_NDS32_25_PCREL_RELA:
6299 if (h != NULL)
6300 {
6301 struct elf_nds32_link_hash_entry *eh;
6302 struct elf_nds32_dyn_relocs **pp;
6303 struct elf_nds32_dyn_relocs *p;
6304
0e1862bb 6305 if (!bfd_link_pic (info) && h->plt.refcount > 0)
35c08157
KLC
6306 h->plt.refcount -= 1;
6307
6308 eh = (struct elf_nds32_link_hash_entry *) h;
6309
6310 for (pp = &eh->dyn_relocs; (p = *pp) != NULL; pp = &p->next)
6311 if (p->sec == sec)
6312 {
6313 if (ELF32_R_TYPE (rel->r_info) == R_NDS32_15_PCREL_RELA
6314 || ELF32_R_TYPE (rel->r_info) == R_NDS32_17_PCREL_RELA
6315 || ELF32_R_TYPE (rel->r_info) == R_NDS32_25_PCREL_RELA)
6316 p->pc_count -= 1;
6317 p->count -= 1;
6318 if (p->count == 0)
6319 *pp = p->next;
6320 break;
6321 }
6322 }
6323 break;
6324
6325 case R_NDS32_9_PLTREL:
6326 case R_NDS32_25_PLTREL:
6327 if (h != NULL)
6328 {
6329 if (h->plt.refcount > 0)
6330 h->plt.refcount--;
6331 }
6332 break;
6333
6334 default:
6335 break;
6336 }
6337 }
6338
6339 return TRUE;
6340}
6341
6342/* Look through the relocs for a section during the first phase.
6343 Since we don't do .gots or .plts, we just need to consider the
6344 virtual table relocs for gc. */
6345
6346static bfd_boolean
6347nds32_elf_check_relocs (bfd *abfd, struct bfd_link_info *info,
6348 asection *sec, const Elf_Internal_Rela *relocs)
6349{
6350 Elf_Internal_Shdr *symtab_hdr;
6351 struct elf_link_hash_entry **sym_hashes, **sym_hashes_end;
6352 const Elf_Internal_Rela *rel;
6353 const Elf_Internal_Rela *rel_end;
6354 struct elf_nds32_link_hash_table *htab;
6355 bfd *dynobj;
6356 asection *sreloc = NULL;
6357
0e1862bb 6358 if (bfd_link_relocatable (info))
35c08157
KLC
6359 return TRUE;
6360
6361 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
6362 sym_hashes = elf_sym_hashes (abfd);
6363 sym_hashes_end =
6364 sym_hashes + symtab_hdr->sh_size / sizeof (Elf32_External_Sym);
6365 if (!elf_bad_symtab (abfd))
6366 sym_hashes_end -= symtab_hdr->sh_info;
6367
6368 htab = nds32_elf_hash_table (info);
6369 dynobj = htab->root.dynobj;
6370
6371 rel_end = relocs + sec->reloc_count;
6372 for (rel = relocs; rel < rel_end; rel++)
6373 {
6374 enum elf_nds32_reloc_type r_type;
6375 struct elf_link_hash_entry *h;
6376 unsigned long r_symndx;
1c8f6a4d 6377 int tls_type, old_tls_type;
35c08157
KLC
6378
6379 r_symndx = ELF32_R_SYM (rel->r_info);
6380 r_type = ELF32_R_TYPE (rel->r_info);
6381 if (r_symndx < symtab_hdr->sh_info)
6382 h = NULL;
6383 else
6384 {
6385 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
6386 while (h->root.type == bfd_link_hash_indirect
6387 || h->root.type == bfd_link_hash_warning)
6388 h = (struct elf_link_hash_entry *) h->root.u.i.link;
6389 }
6390
1c8f6a4d
KLC
6391 /* Some relocs require a global offset table. We create
6392 got section here, since these relocation need got section
6393 and it is not created yet. */
35c08157
KLC
6394 if (htab->sgot == NULL)
6395 {
6396 switch (r_type)
6397 {
6398 case R_NDS32_GOT_HI20:
6399 case R_NDS32_GOT_LO12:
6400 case R_NDS32_GOT_LO15:
6401 case R_NDS32_GOT_LO19:
6402 case R_NDS32_GOT17S2_RELA:
6403 case R_NDS32_GOT15S2_RELA:
6404 case R_NDS32_GOTOFF:
6405 case R_NDS32_GOTOFF_HI20:
6406 case R_NDS32_GOTOFF_LO12:
6407 case R_NDS32_GOTOFF_LO15:
6408 case R_NDS32_GOTOFF_LO19:
6409 case R_NDS32_GOTPC20:
6410 case R_NDS32_GOTPC_HI20:
6411 case R_NDS32_GOTPC_LO12:
6412 case R_NDS32_GOT20:
1c8f6a4d
KLC
6413 case R_NDS32_TLS_IE_HI20:
6414 case R_NDS32_TLS_IE_LO12S2:
35c08157
KLC
6415 if (dynobj == NULL)
6416 htab->root.dynobj = dynobj = abfd;
6417 if (!create_got_section (dynobj, info))
6418 return FALSE;
6419 break;
6420
6421 default:
6422 break;
6423 }
6424 }
6425
6426 switch ((int) r_type)
6427 {
6428 case R_NDS32_GOT_HI20:
6429 case R_NDS32_GOT_LO12:
6430 case R_NDS32_GOT_LO15:
6431 case R_NDS32_GOT_LO19:
6432 case R_NDS32_GOT20:
1c8f6a4d
KLC
6433 case R_NDS32_TLS_IE_HI20:
6434 case R_NDS32_TLS_IE_LO12S2:
6435 switch (r_type)
6436 {
6437 case R_NDS32_TLS_IE_HI20:
6438 case R_NDS32_TLS_IE_LO12S2:
6439 tls_type = GOT_TLS_IE;
6440 break;
6441 default:
6442 tls_type = GOT_NORMAL;
6443 break;
6444 }
35c08157 6445 if (h != NULL)
1c8f6a4d
KLC
6446 {
6447 old_tls_type = elf32_nds32_hash_entry (h)->tls_type;
6448 h->got.refcount += 1;
6449 }
35c08157
KLC
6450 else
6451 {
6452 bfd_signed_vma *local_got_refcounts;
6453
6454 /* This is a global offset table entry for a local
6455 symbol. */
6456 local_got_refcounts = elf_local_got_refcounts (abfd);
6457 if (local_got_refcounts == NULL)
6458 {
6459 bfd_size_type size;
6460
6461 size = symtab_hdr->sh_info;
6462 size *= sizeof (bfd_signed_vma);
6463 local_got_refcounts = (bfd_signed_vma *) bfd_zalloc (abfd, size);
6464 if (local_got_refcounts == NULL)
6465 return FALSE;
6466 elf_local_got_refcounts (abfd) = local_got_refcounts;
6467 }
6468 local_got_refcounts[r_symndx] += 1;
1c8f6a4d 6469 old_tls_type = elf32_nds32_local_got_tls_type (abfd)[r_symndx];
35c08157 6470 }
35c08157 6471
1c8f6a4d
KLC
6472 /* We will already have issued an error message if there
6473 is a TLS/non-TLS mismatch, based on the symbol
6474 type. So just combine any TLS types needed. */
6475 if (old_tls_type != GOT_UNKNOWN && old_tls_type != GOT_NORMAL
6476 && tls_type != GOT_NORMAL)
6477 tls_type |= old_tls_type;
6478
6479 if (old_tls_type != tls_type)
6480 {
6481 if (h != NULL)
6482 elf32_nds32_hash_entry (h)->tls_type = tls_type;
6483 else
6484 elf32_nds32_local_got_tls_type (abfd)[r_symndx] = tls_type;
6485 }
6486 break;
6487 case R_NDS32_9_PLTREL:
35c08157
KLC
6488 case R_NDS32_25_PLTREL:
6489 case R_NDS32_PLTREL_HI20:
6490 case R_NDS32_PLTREL_LO12:
6491 case R_NDS32_PLT_GOTREL_HI20:
6492 case R_NDS32_PLT_GOTREL_LO12:
6493 case R_NDS32_PLT_GOTREL_LO15:
6494 case R_NDS32_PLT_GOTREL_LO19:
6495 case R_NDS32_PLT_GOTREL_LO20:
6496
6497 /* This symbol requires a procedure linkage table entry. We
6498 actually build the entry in adjust_dynamic_symbol,
6499 because this might be a case of linking PIC code without
6500 linking in any dynamic objects, in which case we don't
6501 need to generate a procedure linkage table after all. */
6502
6503 /* If this is a local symbol, we resolve it directly without
6504 creating a procedure linkage table entry. */
6505 if (h == NULL)
6506 continue;
6507
6508 if (h->forced_local)
6509 break;
6510
1c8f6a4d 6511 elf32_nds32_hash_entry (h)->tls_type = GOT_NORMAL;
35c08157
KLC
6512 h->needs_plt = 1;
6513 h->plt.refcount += 1;
6514 break;
6515
6516 case R_NDS32_16_RELA:
6517 case R_NDS32_20_RELA:
6518 case R_NDS32_5_RELA:
6519 case R_NDS32_32_RELA:
6520 case R_NDS32_HI20_RELA:
6521 case R_NDS32_LO12S3_RELA:
6522 case R_NDS32_LO12S2_RELA:
6523 case R_NDS32_LO12S2_DP_RELA:
6524 case R_NDS32_LO12S2_SP_RELA:
6525 case R_NDS32_LO12S1_RELA:
6526 case R_NDS32_LO12S0_RELA:
6527 case R_NDS32_LO12S0_ORI_RELA:
6528 case R_NDS32_SDA16S3_RELA:
6529 case R_NDS32_SDA17S2_RELA:
6530 case R_NDS32_SDA18S1_RELA:
6531 case R_NDS32_SDA19S0_RELA:
6532 case R_NDS32_SDA15S3_RELA:
6533 case R_NDS32_SDA15S2_RELA:
6534 case R_NDS32_SDA12S2_DP_RELA:
6535 case R_NDS32_SDA12S2_SP_RELA:
6536 case R_NDS32_SDA15S1_RELA:
6537 case R_NDS32_SDA15S0_RELA:
6538 case R_NDS32_SDA_FP7U2_RELA:
6539 case R_NDS32_15_PCREL_RELA:
6540 case R_NDS32_17_PCREL_RELA:
6541 case R_NDS32_25_PCREL_RELA:
6542
0e1862bb 6543 if (h != NULL && !bfd_link_pic (info))
35c08157
KLC
6544 {
6545 h->non_got_ref = 1;
6546 h->plt.refcount += 1;
6547 }
6548
6549 /* If we are creating a shared library, and this is a reloc against
6550 a global symbol, or a non PC relative reloc against a local
6551 symbol, then we need to copy the reloc into the shared library.
6552 However, if we are linking with -Bsymbolic, we do not need to
6553 copy a reloc against a global symbol which is defined in an
6554 object we are including in the link (i.e., DEF_REGULAR is set).
6555 At this point we have not seen all the input files, so it is
6556 possible that DEF_REGULAR is not set now but will be set later
6557 (it is never cleared). We account for that possibility below by
6558 storing information in the dyn_relocs field of the hash table
6559 entry. A similar situation occurs when creating shared libraries
6560 and symbol visibility changes render the symbol local.
6561
6562 If on the other hand, we are creating an executable, we may need
6563 to keep relocations for symbols satisfied by a dynamic library
6564 if we manage to avoid copy relocs for the symbol. */
0e1862bb 6565 if ((bfd_link_pic (info)
35c08157
KLC
6566 && (sec->flags & SEC_ALLOC) != 0
6567 && ((r_type != R_NDS32_25_PCREL_RELA
6568 && r_type != R_NDS32_15_PCREL_RELA
6569 && r_type != R_NDS32_17_PCREL_RELA
6570 && !(r_type == R_NDS32_32_RELA
6571 && strcmp (sec->name, ".eh_frame") == 0))
6572 || (h != NULL
6573 && (!info->symbolic
6574 || h->root.type == bfd_link_hash_defweak
6575 || !h->def_regular))))
0e1862bb 6576 || (!bfd_link_pic (info)
35c08157
KLC
6577 && (sec->flags & SEC_ALLOC) != 0
6578 && h != NULL
6579 && (h->root.type == bfd_link_hash_defweak
6580 || !h->def_regular)))
6581 {
6582 struct elf_nds32_dyn_relocs *p;
6583 struct elf_nds32_dyn_relocs **head;
6584
6585 if (dynobj == NULL)
6586 htab->root.dynobj = dynobj = abfd;
6587
6588 /* When creating a shared object, we must copy these
6589 relocs into the output file. We create a reloc
6590 section in dynobj and make room for the reloc. */
6591 if (sreloc == NULL)
6592 {
6593 const char *name;
6594
6595 name = bfd_elf_string_from_elf_section
6596 (abfd, elf_elfheader (abfd)->e_shstrndx,
6597 elf_section_data (sec)->rela.hdr->sh_name);
6598 if (name == NULL)
6599 return FALSE;
6600
6601 BFD_ASSERT (strncmp (name, ".rela", 5) == 0
6602 && strcmp (bfd_get_section_name (abfd, sec),
6603 name + 5) == 0);
6604
6605 sreloc = bfd_get_section_by_name (dynobj, name);
6606 if (sreloc == NULL)
6607 {
6608 flagword flags;
6609
6610 sreloc = bfd_make_section (dynobj, name);
6611 flags = (SEC_HAS_CONTENTS | SEC_READONLY
6612 | SEC_IN_MEMORY | SEC_LINKER_CREATED);
6613 if ((sec->flags & SEC_ALLOC) != 0)
6614 flags |= SEC_ALLOC | SEC_LOAD;
6615 if (sreloc == NULL
6616 || !bfd_set_section_flags (dynobj, sreloc, flags)
6617 || !bfd_set_section_alignment (dynobj, sreloc, 2))
6618 return FALSE;
6619
6620 elf_section_type (sreloc) = SHT_RELA;
6621 }
6622 elf_section_data (sec)->sreloc = sreloc;
6623 }
6624
6625 /* If this is a global symbol, we count the number of
6626 relocations we need for this symbol. */
6627 if (h != NULL)
6628 head = &((struct elf_nds32_link_hash_entry *) h)->dyn_relocs;
6629 else
6630 {
6631 asection *s;
6632
6633 Elf_Internal_Sym *isym;
6634 isym = bfd_sym_from_r_symndx (&htab->sym_cache, abfd, r_symndx);
6635 if (isym == NULL)
6636 return FALSE;
6637
6638 /* Track dynamic relocs needed for local syms too. */
6639 s = bfd_section_from_elf_index (abfd, isym->st_shndx);
6640 if (s == NULL)
6641 return FALSE;
6642
6643 head = ((struct elf_nds32_dyn_relocs **)
6644 &elf_section_data (s)->local_dynrel);
6645 }
6646
6647 p = *head;
6648 if (p == NULL || p->sec != sec)
6649 {
6650 bfd_size_type amt = sizeof (*p);
6651 p = (struct elf_nds32_dyn_relocs *) bfd_alloc (dynobj, amt);
6652 if (p == NULL)
6653 return FALSE;
6654 p->next = *head;
6655 *head = p;
6656 p->sec = sec;
6657 p->count = 0;
6658 p->pc_count = 0;
6659 }
6660
6661 p->count += 1;
6662 if (ELF32_R_TYPE (rel->r_info) == R_NDS32_25_PCREL_RELA
6663 || ELF32_R_TYPE (rel->r_info) == R_NDS32_15_PCREL_RELA
6664 || ELF32_R_TYPE (rel->r_info) == R_NDS32_17_PCREL_RELA)
6665 p->pc_count += 1;
6666 }
6667 break;
6668
6669 /* This relocation describes the C++ object vtable hierarchy.
6670 Reconstruct it for later use during GC. */
6671 case R_NDS32_RELA_GNU_VTINHERIT:
6672 case R_NDS32_GNU_VTINHERIT:
6673 if (!bfd_elf_gc_record_vtinherit (abfd, sec, h, rel->r_offset))
6674 return FALSE;
6675 break;
6676
6677 /* This relocation describes which C++ vtable entries are actually
6678 used. Record for later use during GC. */
6679 case R_NDS32_GNU_VTENTRY:
6680 if (!bfd_elf_gc_record_vtentry (abfd, sec, h, rel->r_offset))
6681 return FALSE;
6682 break;
6683 case R_NDS32_RELA_GNU_VTENTRY:
6684 if (!bfd_elf_gc_record_vtentry (abfd, sec, h, rel->r_addend))
6685 return FALSE;
6686 break;
6687 }
6688 }
6689
6690 return TRUE;
6691}
6692
6693/* Write VAL in uleb128 format to P, returning a pointer to the
6694 following byte.
6695 This code is copied from elf-attr.c. */
6696
6697static bfd_byte *
6698write_uleb128 (bfd_byte *p, unsigned int val)
6699{
6700 bfd_byte c;
6701 do
6702 {
6703 c = val & 0x7f;
6704 val >>= 7;
6705 if (val)
6706 c |= 0x80;
6707 *(p++) = c;
6708 }
6709 while (val);
6710 return p;
6711}
6712
6713static bfd_signed_vma
6714calculate_offset (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
6715 Elf_Internal_Sym *isymbuf, Elf_Internal_Shdr *symtab_hdr,
6716 int *pic_ext_target)
6717{
6718 bfd_signed_vma foff;
6719 bfd_vma symval, addend;
6720 asection *sym_sec;
6721
6722 /* Get the value of the symbol referred to by the reloc. */
6723 if (ELF32_R_SYM (irel->r_info) < symtab_hdr->sh_info)
6724 {
6725 Elf_Internal_Sym *isym;
6726
6727 /* A local symbol. */
6728 isym = isymbuf + ELF32_R_SYM (irel->r_info);
6729
6730 if (isym->st_shndx == SHN_UNDEF)
6731 sym_sec = bfd_und_section_ptr;
6732 else if (isym->st_shndx == SHN_ABS)
6733 sym_sec = bfd_abs_section_ptr;
6734 else if (isym->st_shndx == SHN_COMMON)
6735 sym_sec = bfd_com_section_ptr;
6736 else
6737 sym_sec = bfd_section_from_elf_index (abfd, isym->st_shndx);
6738 symval = isym->st_value + sym_sec->output_section->vma
6739 + sym_sec->output_offset;
6740 }
6741 else
6742 {
6743 unsigned long indx;
6744 struct elf_link_hash_entry *h;
6745 bfd *owner;
6746
6747 /* An external symbol. */
6748 indx = ELF32_R_SYM (irel->r_info) - symtab_hdr->sh_info;
6749 h = elf_sym_hashes (abfd)[indx];
6750 BFD_ASSERT (h != NULL);
6751
6752 if (h->root.type != bfd_link_hash_defined
6753 && h->root.type != bfd_link_hash_defweak)
6754 /* This appears to be a reference to an undefined
6755 symbol. Just ignore it--it will be caught by the
6756 regular reloc processing. */
6757 return 0;
6758 owner = h->root.u.def.section->owner;
6759 if (owner && (elf_elfheader (owner)->e_flags & E_NDS32_HAS_PIC))
6760 *pic_ext_target = 1;
6761
6762 if (h->root.u.def.section->flags & SEC_MERGE)
6763 {
6764 sym_sec = h->root.u.def.section;
6765 symval = _bfd_merged_section_offset (abfd, &sym_sec,
6766 elf_section_data (sym_sec)->sec_info,
6767 h->root.u.def.value);
6768 symval = symval + sym_sec->output_section->vma
6769 + sym_sec->output_offset;
6770 }
6771 else
6772 symval = (h->root.u.def.value
6773 + h->root.u.def.section->output_section->vma
6774 + h->root.u.def.section->output_offset);
6775 }
6776
6777 addend = irel->r_addend;
6778
6779 foff = (symval + addend
6780 - (irel->r_offset + sec->output_section->vma + sec->output_offset));
6781 return foff;
6782}
6783
6784static bfd_vma
6785calculate_plt_memory_address (bfd *abfd, struct bfd_link_info *link_info,
6786 Elf_Internal_Sym *isymbuf,
6787 Elf_Internal_Rela *irel,
6788 Elf_Internal_Shdr *symtab_hdr)
6789{
6790 bfd_vma symval;
6791
6792 if (ELF32_R_SYM (irel->r_info) < symtab_hdr->sh_info)
6793 {
6794 Elf_Internal_Sym *isym;
6795 asection *sym_sec;
6796 /* A local symbol. */
6797 isym = isymbuf + ELF32_R_SYM (irel->r_info);
6798
6799 if (isym->st_shndx == SHN_UNDEF)
6800 sym_sec = bfd_und_section_ptr;
6801 else if (isym->st_shndx == SHN_ABS)
6802 sym_sec = bfd_abs_section_ptr;
6803 else if (isym->st_shndx == SHN_COMMON)
6804 sym_sec = bfd_com_section_ptr;
6805 else
6806 sym_sec = bfd_section_from_elf_index (abfd, isym->st_shndx);
6807 symval = isym->st_value + sym_sec->output_section->vma
6808 + sym_sec->output_offset;
6809 }
6810 else
6811 {
6812 unsigned long indx;
6813 struct elf_link_hash_entry *h;
6814 struct elf_nds32_link_hash_table *htab;
6815 asection *splt;
6816
6817 /* An external symbol. */
6818 indx = ELF32_R_SYM (irel->r_info) - symtab_hdr->sh_info;
6819 h = elf_sym_hashes (abfd)[indx];
6820 BFD_ASSERT (h != NULL);
6821 htab = nds32_elf_hash_table (link_info);
6822 splt = htab->splt;
6823
6824 while (h->root.type == bfd_link_hash_indirect
6825 || h->root.type == bfd_link_hash_warning)
6826 h = (struct elf_link_hash_entry *) h->root.u.i.link;
6827
6828 if (h->plt.offset == (bfd_vma) - 1)
6829 {
6830 if (h->root.type != bfd_link_hash_defined
6831 && h->root.type != bfd_link_hash_defweak)
6832 /* This appears to be a reference to an undefined
6833 * symbol. Just ignore it--it will be caught by the
6834 * regular reloc processing. */
6835 return 0;
6836 symval = (h->root.u.def.value
6837 + h->root.u.def.section->output_section->vma
6838 + h->root.u.def.section->output_offset);
6839 }
6840 else
6841 symval = splt->output_section->vma + h->plt.offset;
6842 }
6843
6844 return symval;
6845}
6846
6847static bfd_signed_vma
6848calculate_plt_offset (bfd *abfd, asection *sec, struct bfd_link_info *link_info,
6849 Elf_Internal_Sym *isymbuf, Elf_Internal_Rela *irel,
6850 Elf_Internal_Shdr *symtab_hdr)
6851{
6852 bfd_vma foff;
6853 if ((foff = calculate_plt_memory_address (abfd, link_info, isymbuf, irel,
6854 symtab_hdr)) == 0)
6855 return 0;
6856 else
6857 return foff - (irel->r_offset
6858 + sec->output_section->vma + sec->output_offset);
6859}
6860\f
6861/* Convert a 32-bit instruction to 16-bit one.
6862 INSN is the input 32-bit instruction, INSN16 is the output 16-bit
6863 instruction. If INSN_TYPE is not NULL, it the CGEN instruction
6864 type of INSN16. Return 1 if successful. */
6865
6866static int
6867nds32_convert_32_to_16_alu1 (bfd *abfd, uint32_t insn, uint16_t *pinsn16,
6868 int *pinsn_type)
6869{
6870 uint16_t insn16 = 0;
6cae483a 6871 int insn_type = 0;
35c08157
KLC
6872 unsigned long mach = bfd_get_mach (abfd);
6873
6874 if (N32_SH5 (insn) != 0)
6875 return 0;
6876
6877 switch (N32_SUB5 (insn))
6878 {
6879 case N32_ALU1_ADD_SLLI:
6880 case N32_ALU1_ADD_SRLI:
6881 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn) && N32_IS_RB3 (insn))
6882 {
6883 insn16 = N16_TYPE333 (ADD333, N32_RT5 (insn), N32_RA5 (insn),
6884 N32_RB5 (insn));
6885 insn_type = NDS32_INSN_ADD333;
6886 }
6887 else if (N32_IS_RT4 (insn))
6888 {
6889 if (N32_RT5 (insn) == N32_RA5 (insn))
6890 insn16 = N16_TYPE45 (ADD45, N32_RT54 (insn), N32_RB5 (insn));
6891 else if (N32_RT5 (insn) == N32_RB5 (insn))
6892 insn16 = N16_TYPE45 (ADD45, N32_RT54 (insn), N32_RA5 (insn));
6893 insn_type = NDS32_INSN_ADD45;
6894 }
6895 break;
6896
6897 case N32_ALU1_SUB_SLLI:
6898 case N32_ALU1_SUB_SRLI:
6899 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn) && N32_IS_RB3 (insn))
6900 {
6901 insn16 = N16_TYPE333 (SUB333, N32_RT5 (insn), N32_RA5 (insn),
6902 N32_RB5 (insn));
6903 insn_type = NDS32_INSN_SUB333;
6904 }
6905 else if (N32_IS_RT4 (insn) && N32_RT5 (insn) == N32_RA5 (insn))
6906 {
6907 insn16 = N16_TYPE45 (SUB45, N32_RT54 (insn), N32_RB5 (insn));
6908 insn_type = NDS32_INSN_SUB45;
6909 }
6910 break;
6911
6912 case N32_ALU1_AND_SLLI:
6913 case N32_ALU1_AND_SRLI:
6914 /* and $rt, $rt, $rb -> and33 for v3, v3m. */
6915 if (mach >= MACH_V3 && N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
6916 && N32_IS_RB3 (insn))
6917 {
6918 if (N32_RT5 (insn) == N32_RA5 (insn))
6919 insn16 = N16_MISC33 (AND33, N32_RT5 (insn), N32_RB5 (insn));
6920 else if (N32_RT5 (insn) == N32_RB5 (insn))
6921 insn16 = N16_MISC33 (AND33, N32_RT5 (insn), N32_RA5 (insn));
6922 if (insn16)
6923 insn_type = NDS32_INSN_AND33;
6924 }
6925 break;
6926
6927 case N32_ALU1_XOR_SLLI:
6928 case N32_ALU1_XOR_SRLI:
6929 /* xor $rt, $rt, $rb -> xor33 for v3, v3m. */
6930 if (mach >= MACH_V3 && N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
6931 && N32_IS_RB3 (insn))
6932 {
6933 if (N32_RT5 (insn) == N32_RA5 (insn))
6934 insn16 = N16_MISC33 (XOR33, N32_RT5 (insn), N32_RB5 (insn));
6935 else if (N32_RT5 (insn) == N32_RB5 (insn))
6936 insn16 = N16_MISC33 (XOR33, N32_RT5 (insn), N32_RA5 (insn));
6937 if (insn16)
6938 insn_type = NDS32_INSN_XOR33;
6939 }
6940 break;
6941
6942 case N32_ALU1_OR_SLLI:
6943 case N32_ALU1_OR_SRLI:
6944 /* or $rt, $rt, $rb -> or33 for v3, v3m. */
6945 if (mach >= MACH_V3 && N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
6946 && N32_IS_RB3 (insn))
6947 {
6948 if (N32_RT5 (insn) == N32_RA5 (insn))
6949 insn16 = N16_MISC33 (OR33, N32_RT5 (insn), N32_RB5 (insn));
6950 else if (N32_RT5 (insn) == N32_RB5 (insn))
6951 insn16 = N16_MISC33 (OR33, N32_RT5 (insn), N32_RA5 (insn));
6952 if (insn16)
6953 insn_type = NDS32_INSN_OR33;
6954 }
6955 break;
6956 case N32_ALU1_NOR:
6957 /* nor $rt, $ra, $ra -> not33 for v3, v3m. */
6958 if (mach >= MACH_V3 && N32_IS_RT3 (insn) && N32_IS_RB3 (insn)
6959 && N32_RA5 (insn) == N32_RB5 (insn))
6960 {
6961 insn16 = N16_MISC33 (NOT33, N32_RT5 (insn), N32_RA5 (insn));
6962 insn_type = NDS32_INSN_NOT33;
6963 }
6964 break;
6965 case N32_ALU1_SRAI:
6966 if (N32_IS_RT4 (insn) && N32_RT5 (insn) == N32_RA5 (insn))
6967 {
6968 insn16 = N16_TYPE45 (SRAI45, N32_RT54 (insn), N32_UB5 (insn));
6969 insn_type = NDS32_INSN_SRAI45;
6970 }
6971 break;
6972
6973 case N32_ALU1_SRLI:
6974 if (N32_IS_RT4 (insn) && N32_RT5 (insn) == N32_RA5 (insn))
6975 {
6976 insn16 = N16_TYPE45 (SRLI45, N32_RT54 (insn), N32_UB5 (insn));
6977 insn_type = NDS32_INSN_SRLI45;
6978 }
6979 break;
6980
6981 case N32_ALU1_SLLI:
6982 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn) && N32_UB5 (insn) < 8)
6983 {
6984 insn16 = N16_TYPE333 (SLLI333, N32_RT5 (insn), N32_RA5 (insn),
6985 N32_UB5 (insn));
6986 insn_type = NDS32_INSN_SLLI333;
6987 }
6988 break;
6989
6990 case N32_ALU1_ZEH:
6991 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn))
6992 {
6993 insn16 = N16_BFMI333 (ZEH33, N32_RT5 (insn), N32_RA5 (insn));
6994 insn_type = NDS32_INSN_ZEH33;
6995 }
6996 break;
6997
6998 case N32_ALU1_SEB:
6999 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn))
7000 {
7001 insn16 = N16_BFMI333 (SEB33, N32_RT5 (insn), N32_RA5 (insn));
7002 insn_type = NDS32_INSN_SEB33;
7003 }
7004 break;
7005
7006 case N32_ALU1_SEH:
7007 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn))
7008 {
7009 insn16 = N16_BFMI333 (SEH33, N32_RT5 (insn), N32_RA5 (insn));
7010 insn_type = NDS32_INSN_SEH33;
7011 }
7012 break;
7013
7014 case N32_ALU1_SLT:
7015 if (N32_RT5 (insn) == REG_R15 && N32_IS_RA4 (insn))
7016 {
7017 /* Implicit r15. */
7018 insn16 = N16_TYPE45 (SLT45, N32_RA54 (insn), N32_RB5 (insn));
7019 insn_type = NDS32_INSN_SLT45;
7020 }
7021 break;
7022
7023 case N32_ALU1_SLTS:
7024 if (N32_RT5 (insn) == REG_R15 && N32_IS_RA4 (insn))
7025 {
7026 /* Implicit r15. */
7027 insn16 = N16_TYPE45 (SLTS45, N32_RA54 (insn), N32_RB5 (insn));
7028 insn_type = NDS32_INSN_SLTS45;
7029 }
7030 break;
7031 }
7032
7033 if ((insn16 & 0x8000) == 0)
7034 return 0;
7035
7036 if (pinsn16)
7037 *pinsn16 = insn16;
7038 if (pinsn_type)
7039 *pinsn_type = insn_type;
7040 return 1;
7041}
7042
7043static int
7044nds32_convert_32_to_16_alu2 (bfd *abfd, uint32_t insn, uint16_t *pinsn16,
7045 int *pinsn_type)
7046{
7047 uint16_t insn16 = 0;
7048 int insn_type;
7049 unsigned long mach = bfd_get_mach (abfd);
7050
7051 /* TODO: bset, bclr, btgl, btst. */
7052 if (__GF (insn, 6, 4) != 0)
7053 return 0;
7054
7055 switch (N32_IMMU (insn, 6))
7056 {
7057 case N32_ALU2_MUL:
7058 if (mach >= MACH_V3 && N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7059 && N32_IS_RB3 (insn))
7060 {
7061 if (N32_RT5 (insn) == N32_RA5 (insn))
7062 insn16 = N16_MISC33 (MUL33, N32_RT5 (insn), N32_RB5 (insn));
7063 else if (N32_RT5 (insn) == N32_RB5 (insn))
7064 insn16 = N16_MISC33 (MUL33, N32_RT5 (insn), N32_RA5 (insn));
7065 if (insn16)
7066 insn_type = NDS32_INSN_MUL33;
7067 }
7068 }
7069
7070 if ((insn16 & 0x8000) == 0)
7071 return 0;
7072
7073 if (pinsn16)
7074 *pinsn16 = insn16;
7075 if (pinsn_type)
7076 *pinsn_type = insn_type;
7077 return 1;
7078}
7079
7080int
7081nds32_convert_32_to_16 (bfd *abfd, uint32_t insn, uint16_t *pinsn16,
7082 int *pinsn_type)
7083{
7084 int op6;
7085 uint16_t insn16 = 0;
7086 int insn_type;
7087 unsigned long mach = bfd_get_mach (abfd);
7088
7089 /* Decode 32-bit instruction. */
7090 if (insn & 0x80000000)
7091 {
7092 /* Not 32-bit insn. */
7093 return 0;
7094 }
7095
7096 op6 = N32_OP6 (insn);
7097
7098 /* Convert it to 16-bit instruction. */
7099 switch (op6)
7100 {
7101 case N32_OP6_MOVI:
7102 if (IS_WITHIN_S (N32_IMM20S (insn), 5))
7103 {
7104 insn16 = N16_TYPE55 (MOVI55, N32_RT5 (insn), N32_IMM20S (insn));
7105 insn_type = NDS32_INSN_MOVI55;
7106 }
7107 else if (mach >= MACH_V3 && N32_IMM20S (insn) >= 16
7108 && N32_IMM20S (insn) < 48 && N32_IS_RT4 (insn))
7109 {
7110 insn16 = N16_TYPE45 (MOVPI45, N32_RT54 (insn),
7111 N32_IMM20S (insn) - 16);
7112 insn_type = NDS32_INSN_MOVPI45;
7113 }
7114 break;
7115
7116 case N32_OP6_ADDI:
7117 if (N32_IMM15S (insn) == 0)
7118 {
7119 /* Do not convert `addi $sp, $sp, 0' to `mov55 $sp, $sp',
7120 because `mov55 $sp, $sp' is ifret16 in V3 ISA. */
7121 if (mach <= MACH_V2
7122 || N32_RT5 (insn) != REG_SP || N32_RA5 (insn) != REG_SP)
7123 {
7124 insn16 = N16_TYPE55 (MOV55, N32_RT5 (insn), N32_RA5 (insn));
7125 insn_type = NDS32_INSN_MOV55;
7126 }
7127 }
7128 else if (N32_IMM15S (insn) > 0)
7129 {
7130 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn) && N32_IMM15S (insn) < 8)
7131 {
7132 insn16 = N16_TYPE333 (ADDI333, N32_RT5 (insn), N32_RA5 (insn),
7133 N32_IMM15S (insn));
7134 insn_type = NDS32_INSN_ADDI333;
7135 }
7136 else if (N32_IS_RT4 (insn) && N32_RT5 (insn) == N32_RA5 (insn)
7137 && N32_IMM15S (insn) < 32)
7138 {
7139 insn16 = N16_TYPE45 (ADDI45, N32_RT54 (insn), N32_IMM15S (insn));
7140 insn_type = NDS32_INSN_ADDI45;
7141 }
7142 else if (mach >= MACH_V2 && N32_RT5 (insn) == REG_SP
7143 && N32_RT5 (insn) == N32_RA5 (insn)
7144 && N32_IMM15S (insn) < 512)
7145 {
7146 insn16 = N16_TYPE10 (ADDI10S, N32_IMM15S (insn));
7147 insn_type = NDS32_INSN_ADDI10_SP;
7148 }
7149 else if (mach >= MACH_V3 && N32_IS_RT3 (insn)
7150 && N32_RA5 (insn) == REG_SP && N32_IMM15S (insn) < 256
7151 && (N32_IMM15S (insn) % 4 == 0))
7152 {
7153 insn16 = N16_TYPE36 (ADDRI36_SP, N32_RT5 (insn),
7154 N32_IMM15S (insn) >> 2);
7155 insn_type = NDS32_INSN_ADDRI36_SP;
7156 }
7157 }
7158 else
7159 {
7160 /* Less than 0. */
7161 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn) && N32_IMM15S (insn) > -8)
7162 {
7163 insn16 = N16_TYPE333 (SUBI333, N32_RT5 (insn), N32_RA5 (insn),
7164 0 - N32_IMM15S (insn));
7165 insn_type = NDS32_INSN_SUBI333;
7166 }
7167 else if (N32_IS_RT4 (insn) && N32_RT5 (insn) == N32_RA5 (insn)
7168 && N32_IMM15S (insn) > -32)
7169 {
1c8f6a4d
KLC
7170 insn16 = N16_TYPE45 (SUBI45, N32_RT54 (insn),
7171 0 - N32_IMM15S (insn));
35c08157
KLC
7172 insn_type = NDS32_INSN_SUBI45;
7173 }
7174 else if (mach >= MACH_V2 && N32_RT5 (insn) == REG_SP
7175 && N32_RT5 (insn) == N32_RA5 (insn)
7176 && N32_IMM15S (insn) >= -512)
7177 {
7178 insn16 = N16_TYPE10 (ADDI10S, N32_IMM15S (insn));
7179 insn_type = NDS32_INSN_ADDI10_SP;
7180 }
7181 }
7182 break;
7183
7184 case N32_OP6_ORI:
7185 if (N32_IMM15S (insn) == 0)
7186 {
7187 /* Do not convert `ori $sp, $sp, 0' to `mov55 $sp, $sp',
7188 because `mov55 $sp, $sp' is ifret16 in V3 ISA. */
7189 if (mach <= MACH_V2
7190 || N32_RT5 (insn) != REG_SP || N32_RA5 (insn) != REG_SP)
7191 {
7192 insn16 = N16_TYPE55 (MOV55, N32_RT5 (insn), N32_RA5 (insn));
7193 insn_type = NDS32_INSN_MOV55;
7194 }
7195 }
7196 break;
7197
7198 case N32_OP6_SUBRI:
7199 if (mach >= MACH_V3 && N32_IS_RT3 (insn)
7200 && N32_IS_RA3 (insn) && N32_IMM15S (insn) == 0)
7201 {
7202 insn16 = N16_MISC33 (NEG33, N32_RT5 (insn), N32_RA5 (insn));
7203 insn_type = NDS32_INSN_NEG33;
7204 }
7205 break;
7206
7207 case N32_OP6_ANDI:
7208 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn))
7209 {
7210 if (N32_IMM15U (insn) == 1)
7211 {
7212 insn16 = N16_BFMI333 (XLSB33, N32_RT5 (insn), N32_RA5 (insn));
7213 insn_type = NDS32_INSN_XLSB33;
7214 }
7215 else if (N32_IMM15U (insn) == 0x7ff)
7216 {
7217 insn16 = N16_BFMI333 (X11B33, N32_RT5 (insn), N32_RA5 (insn));
7218 insn_type = NDS32_INSN_X11B33;
7219 }
7220 else if (N32_IMM15U (insn) == 0xff)
7221 {
7222 insn16 = N16_BFMI333 (ZEB33, N32_RT5 (insn), N32_RA5 (insn));
7223 insn_type = NDS32_INSN_ZEB33;
7224 }
7225 else if (mach >= MACH_V3 && N32_RT5 (insn) == N32_RA5 (insn)
7226 && N32_IMM15U (insn) < 256)
7227 {
7228 int imm15u = N32_IMM15U (insn);
7229
7230 if (__builtin_popcount (imm15u) == 1)
7231 {
7232 /* BMSKI33 */
7233 int imm3u = __builtin_ctz (imm15u);
7234
7235 insn16 = N16_BFMI333 (BMSKI33, N32_RT5 (insn), imm3u);
7236 insn_type = NDS32_INSN_BMSKI33;
7237 }
7238 else if (imm15u != 0 && __builtin_popcount (imm15u + 1) == 1)
7239 {
7240 /* FEXTI33 */
7241 int imm3u = __builtin_ctz (imm15u + 1) - 1;
7242
7243 insn16 = N16_BFMI333 (FEXTI33, N32_RT5 (insn), imm3u);
7244 insn_type = NDS32_INSN_FEXTI33;
7245 }
7246 }
7247 }
7248 break;
7249
7250 case N32_OP6_SLTI:
7251 if (N32_RT5 (insn) == REG_R15 && N32_IS_RA4 (insn)
7252 && IS_WITHIN_U (N32_IMM15S (insn), 5))
7253 {
7254 insn16 = N16_TYPE45 (SLTI45, N32_RA54 (insn), N32_IMM15S (insn));
7255 insn_type = NDS32_INSN_SLTI45;
7256 }
7257 break;
7258
7259 case N32_OP6_SLTSI:
7260 if (N32_RT5 (insn) == REG_R15 && N32_IS_RA4 (insn)
7261 && IS_WITHIN_U (N32_IMM15S (insn), 5))
7262 {
7263 insn16 = N16_TYPE45 (SLTSI45, N32_RA54 (insn), N32_IMM15S (insn));
7264 insn_type = NDS32_INSN_SLTSI45;
7265 }
7266 break;
7267
7268 case N32_OP6_LWI:
7269 if (N32_IS_RT4 (insn) && N32_IMM15S (insn) == 0)
7270 {
7271 insn16 = N16_TYPE45 (LWI450, N32_RT54 (insn), N32_RA5 (insn));
7272 insn_type = NDS32_INSN_LWI450;
7273 }
7274 else if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7275 && IS_WITHIN_U (N32_IMM15S (insn), 3))
7276 {
7277 insn16 = N16_TYPE333 (LWI333, N32_RT5 (insn), N32_RA5 (insn),
7278 N32_IMM15S (insn));
7279 insn_type = NDS32_INSN_LWI333;
7280 }
7281 else if (N32_IS_RT3 (insn) && N32_RA5 (insn) == REG_FP
7282 && IS_WITHIN_U (N32_IMM15S (insn), 7))
7283 {
7284 insn16 = N16_TYPE37 (XWI37, N32_RT5 (insn), 0, N32_IMM15S (insn));
7285 insn_type = NDS32_INSN_LWI37;
7286 }
7287 else if (mach >= MACH_V2 && N32_IS_RT3 (insn) && N32_RA5 (insn) == REG_SP
7288 && IS_WITHIN_U (N32_IMM15S (insn), 7))
7289 {
7290 insn16 = N16_TYPE37 (XWI37SP, N32_RT5 (insn), 0, N32_IMM15S (insn));
7291 insn_type = NDS32_INSN_LWI37_SP;
7292 }
7293 else if (mach >= MACH_V2 && N32_IS_RT4 (insn) && N32_RA5 (insn) == REG_R8
7294 && -32 <= N32_IMM15S (insn) && N32_IMM15S (insn) < 0)
7295 {
1c8f6a4d
KLC
7296 insn16 = N16_TYPE45 (LWI45_FE, N32_RT54 (insn),
7297 N32_IMM15S (insn) + 32);
35c08157
KLC
7298 insn_type = NDS32_INSN_LWI45_FE;
7299 }
7300 break;
7301
7302 case N32_OP6_SWI:
7303 if (N32_IS_RT4 (insn) && N32_IMM15S (insn) == 0)
7304 {
7305 insn16 = N16_TYPE45 (SWI450, N32_RT54 (insn), N32_RA5 (insn));
7306 insn_type = NDS32_INSN_SWI450;
7307 }
7308 else if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7309 && IS_WITHIN_U (N32_IMM15S (insn), 3))
7310 {
1c8f6a4d
KLC
7311 insn16 = N16_TYPE333 (SWI333, N32_RT5 (insn), N32_RA5 (insn),
7312 N32_IMM15S (insn));
35c08157
KLC
7313 insn_type = NDS32_INSN_SWI333;
7314 }
7315 else if (N32_IS_RT3 (insn) && N32_RA5 (insn) == REG_FP
7316 && IS_WITHIN_U (N32_IMM15S (insn), 7))
7317 {
7318 insn16 = N16_TYPE37 (XWI37, N32_RT5 (insn), 1, N32_IMM15S (insn));
7319 insn_type = NDS32_INSN_SWI37;
7320 }
7321 else if (mach >= MACH_V2 && N32_IS_RT3 (insn) && N32_RA5 (insn) == REG_SP
7322 && IS_WITHIN_U (N32_IMM15S (insn), 7))
7323 {
7324 insn16 = N16_TYPE37 (XWI37SP, N32_RT5 (insn), 1, N32_IMM15S (insn));
7325 insn_type = NDS32_INSN_SWI37_SP;
7326 }
7327 break;
7328
7329 case N32_OP6_LWI_BI:
7330 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7331 && IS_WITHIN_U (N32_IMM15S (insn), 3))
7332 {
7333 insn16 = N16_TYPE333 (LWI333_BI, N32_RT5 (insn), N32_RA5 (insn),
7334 N32_IMM15S (insn));
7335 insn_type = NDS32_INSN_LWI333_BI;
7336 }
7337 break;
7338
7339 case N32_OP6_SWI_BI:
7340 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7341 && IS_WITHIN_U (N32_IMM15S (insn), 3))
7342 {
7343 insn16 = N16_TYPE333 (SWI333_BI, N32_RT5 (insn), N32_RA5 (insn),
7344 N32_IMM15S (insn));
7345 insn_type = NDS32_INSN_SWI333_BI;
7346 }
7347 break;
7348
7349 case N32_OP6_LHI:
7350 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7351 && IS_WITHIN_U (N32_IMM15S (insn), 3))
7352 {
7353 insn16 = N16_TYPE333 (LHI333, N32_RT5 (insn), N32_RA5 (insn),
7354 N32_IMM15S (insn));
7355 insn_type = NDS32_INSN_LHI333;
7356 }
7357 break;
7358
7359 case N32_OP6_SHI:
7360 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7361 && IS_WITHIN_U (N32_IMM15S (insn), 3))
7362 {
7363 insn16 = N16_TYPE333 (SHI333, N32_RT5 (insn), N32_RA5 (insn),
7364 N32_IMM15S (insn));
7365 insn_type = NDS32_INSN_SHI333;
7366 }
7367 break;
7368
7369 case N32_OP6_LBI:
7370 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7371 && IS_WITHIN_U (N32_IMM15S (insn), 3))
7372 {
7373 insn16 = N16_TYPE333 (LBI333, N32_RT5 (insn), N32_RA5 (insn),
7374 N32_IMM15S (insn));
7375 insn_type = NDS32_INSN_LBI333;
7376 }
7377 break;
7378
7379 case N32_OP6_SBI:
7380 if (N32_IS_RT3 (insn) && N32_IS_RA3 (insn)
7381 && IS_WITHIN_U (N32_IMM15S (insn), 3))
7382 {
7383 insn16 = N16_TYPE333 (SBI333, N32_RT5 (insn), N32_RA5 (insn),
7384 N32_IMM15S (insn));
7385 insn_type = NDS32_INSN_SBI333;
7386 }
7387 break;
7388
7389 case N32_OP6_ALU1:
7390 return nds32_convert_32_to_16_alu1 (abfd, insn, pinsn16, pinsn_type);
7391
7392 case N32_OP6_ALU2:
7393 return nds32_convert_32_to_16_alu2 (abfd, insn, pinsn16, pinsn_type);
7394
7395 case N32_OP6_BR1:
7396 if (!IS_WITHIN_S (N32_IMM14S (insn), 8))
7397 goto done;
7398
7399 if ((insn & __BIT (14)) == 0)
7400 {
7401 /* N32_BR1_BEQ */
7402 if (N32_IS_RT3 (insn) && N32_RA5 (insn) == REG_R5
7403 && N32_RT5 (insn) != REG_R5)
7404 insn16 = N16_TYPE38 (BEQS38, N32_RT5 (insn), N32_IMM14S (insn));
7405 else if (N32_IS_RA3 (insn) && N32_RT5 (insn) == REG_R5
7406 && N32_RA5 (insn) != REG_R5)
7407 insn16 = N16_TYPE38 (BEQS38, N32_RA5 (insn), N32_IMM14S (insn));
7408 insn_type = NDS32_INSN_BEQS38;
7409 break;
7410 }
7411 else
7412 {
7413 /* N32_BR1_BNE */
7414 if (N32_IS_RT3 (insn) && N32_RA5 (insn) == REG_R5
7415 && N32_RT5 (insn) != REG_R5)
7416 insn16 = N16_TYPE38 (BNES38, N32_RT5 (insn), N32_IMM14S (insn));
7417 else if (N32_IS_RA3 (insn) && N32_RT5 (insn) == REG_R5
7418 && N32_RA5 (insn) != REG_R5)
7419 insn16 = N16_TYPE38 (BNES38, N32_RA5 (insn), N32_IMM14S (insn));
7420 insn_type = NDS32_INSN_BNES38;
7421 break;
7422 }
7423 break;
7424
7425 case N32_OP6_BR2:
7426 switch (N32_BR2_SUB (insn))
7427 {
7428 case N32_BR2_BEQZ:
7429 if (N32_IS_RT3 (insn) && IS_WITHIN_S (N32_IMM16S (insn), 8))
7430 {
7431 insn16 = N16_TYPE38 (BEQZ38, N32_RT5 (insn), N32_IMM16S (insn));
7432 insn_type = NDS32_INSN_BEQZ38;
7433 }
1c8f6a4d
KLC
7434 else if (N32_RT5 (insn) == REG_R15
7435 && IS_WITHIN_S (N32_IMM16S (insn), 8))
35c08157
KLC
7436 {
7437 insn16 = N16_TYPE8 (BEQZS8, N32_IMM16S (insn));
7438 insn_type = NDS32_INSN_BEQZS8;
7439 }
7440 break;
7441
7442 case N32_BR2_BNEZ:
7443 if (N32_IS_RT3 (insn) && IS_WITHIN_S (N32_IMM16S (insn), 8))
7444 {
7445 insn16 = N16_TYPE38 (BNEZ38, N32_RT5 (insn), N32_IMM16S (insn));
7446 insn_type = NDS32_INSN_BNEZ38;
7447 }
1c8f6a4d
KLC
7448 else if (N32_RT5 (insn) == REG_R15
7449 && IS_WITHIN_S (N32_IMM16S (insn), 8))
35c08157
KLC
7450 {
7451 insn16 = N16_TYPE8 (BNEZS8, N32_IMM16S (insn));
7452 insn_type = NDS32_INSN_BNEZS8;
7453 }
7454 break;
7455
7456 case N32_BR2_IFCALL:
7457 if (IS_WITHIN_U (N32_IMM16S (insn), 9))
7458 {
7459 insn16 = N16_TYPE9 (IFCALL9, N32_IMM16S (insn));
7460 insn_type = NDS32_INSN_IFCALL9;
7461 }
7462 break;
7463 }
7464 break;
7465
7466 case N32_OP6_JI:
7467 if ((insn & __BIT (24)) == 0)
7468 {
7469 /* N32_JI_J */
7470 if (IS_WITHIN_S (N32_IMM24S (insn), 8))
7471 {
7472 insn16 = N16_TYPE8 (J8, N32_IMM24S (insn));
7473 insn_type = NDS32_INSN_J8;
7474 }
7475 }
7476 break;
7477
7478 case N32_OP6_JREG:
7479 if (__GF (insn, 8, 2) != 0)
7480 goto done;
7481
7482 switch (N32_IMMU (insn, 5))
7483 {
7484 case N32_JREG_JR:
7485 if (N32_JREG_HINT (insn) == 0)
7486 {
7487 /* jr */
7488 insn16 = N16_TYPE5 (JR5, N32_RB5 (insn));
7489 insn_type = NDS32_INSN_JR5;
7490 }
7491 else if (N32_JREG_HINT (insn) == 1)
7492 {
7493 /* ret */
7494 insn16 = N16_TYPE5 (RET5, N32_RB5 (insn));
7495 insn_type = NDS32_INSN_RET5;
7496 }
7497 else if (N32_JREG_HINT (insn) == 3)
7498 {
7499 /* ifret = mov55 $sp, $sp */
7500 insn16 = N16_TYPE55 (MOV55, REG_SP, REG_SP);
7501 insn_type = NDS32_INSN_IFRET;
7502 }
7503 break;
7504
7505 case N32_JREG_JRAL:
7506 /* It's convertible when return rt5 is $lp and address
7507 translation is kept. */
7508 if (N32_RT5 (insn) == REG_LP && N32_JREG_HINT (insn) == 0)
7509 {
7510 insn16 = N16_TYPE5 (JRAL5, N32_RB5 (insn));
7511 insn_type = NDS32_INSN_JRAL5;
7512 }
7513 break;
7514 }
7515 break;
7516
7517 case N32_OP6_MISC:
7518 if (N32_SUB5 (insn) == N32_MISC_BREAK && N32_SWID (insn) < 32)
7519 {
7520 /* For v3, swid above 31 are used for ex9.it. */
7521 insn16 = N16_TYPE5 (BREAK16, N32_SWID (insn));
7522 insn_type = NDS32_INSN_BREAK16;
7523 }
7524 break;
7525
7526 default:
7527 /* This instruction has no 16-bit variant. */
7528 goto done;
7529 }
7530
7531done:
7532 /* Bit-15 of insn16 should be set for a valid instruction. */
7533 if ((insn16 & 0x8000) == 0)
7534 return 0;
7535
7536 if (pinsn16)
7537 *pinsn16 = insn16;
7538 if (pinsn_type)
7539 *pinsn_type = insn_type;
7540 return 1;
7541}
7542
7543static int
7544special_convert_32_to_16 (unsigned long insn, uint16_t *pinsn16,
7545 Elf_Internal_Rela *reloc)
7546{
7547 uint16_t insn16 = 0;
7548
7549 if ((reloc->r_addend & R_NDS32_INSN16_FP7U2_FLAG) == 0
7550 || (ELF32_R_TYPE (reloc->r_info) != R_NDS32_INSN16))
7551 return 0;
7552
7553 if (!N32_IS_RT3 (insn))
7554 return 0;
7555
7556 switch (N32_OP6 (insn))
7557 {
7558 case N32_OP6_LWI:
7559 if (N32_RA5 (insn) == REG_GP && IS_WITHIN_U (N32_IMM15S (insn), 7))
7560 insn16 = N16_TYPE37 (XWI37, N32_RT5 (insn), 0, N32_IMM15S (insn));
7561 break;
7562 case N32_OP6_SWI:
7563 if (N32_RA5 (insn) == REG_GP && IS_WITHIN_U (N32_IMM15S (insn), 7))
7564 insn16 = N16_TYPE37 (XWI37, N32_RT5 (insn), 1, N32_IMM15S (insn));
7565 break;
7566 case N32_OP6_HWGP:
7567 if (!IS_WITHIN_U (N32_IMM17S (insn), 7))
7568 break;
7569
7570 if (__GF (insn, 17, 3) == 6)
7571 insn16 = N16_TYPE37 (XWI37, N32_RT5 (insn), 0, N32_IMM17S (insn));
7572 else if (__GF (insn, 17, 3) == 7)
7573 insn16 = N16_TYPE37 (XWI37, N32_RT5 (insn), 1, N32_IMM17S (insn));
7574 break;
7575 }
7576
7577 if ((insn16 & 0x8000) == 0)
7578 return 0;
7579
7580 *pinsn16 = insn16;
7581 return 1;
7582}
7583
7584/* Convert a 16-bit instruction to 32-bit one.
7585 INSN16 it the input and PINSN it the point to output.
7586 Return non-zero on successful. Otherwise 0 is returned. */
7587
7588int
7589nds32_convert_16_to_32 (bfd *abfd, uint16_t insn16, uint32_t *pinsn)
7590{
7591 uint32_t insn = 0xffffffff;
7592 unsigned long mach = bfd_get_mach (abfd);
7593
7594 /* NOTE: push25, pop25 and movd44 do not have 32-bit variants. */
7595
7596 switch (__GF (insn16, 9, 6))
7597 {
7598 case 0x4: /* add45 */
1c8f6a4d
KLC
7599 insn = N32_ALU1 (ADD, N16_RT4 (insn16), N16_RT4 (insn16),
7600 N16_RA5 (insn16));
35c08157
KLC
7601 goto done;
7602 case 0x5: /* sub45 */
1c8f6a4d
KLC
7603 insn = N32_ALU1 (SUB, N16_RT4 (insn16), N16_RT4 (insn16),
7604 N16_RA5 (insn16));
35c08157
KLC
7605 goto done;
7606 case 0x6: /* addi45 */
1c8f6a4d
KLC
7607 insn = N32_TYPE2 (ADDI, N16_RT4 (insn16), N16_RT4 (insn16),
7608 N16_IMM5U (insn16));
35c08157
KLC
7609 goto done;
7610 case 0x7: /* subi45 */
1c8f6a4d
KLC
7611 insn = N32_TYPE2 (ADDI, N16_RT4 (insn16), N16_RT4 (insn16),
7612 -N16_IMM5U (insn16));
35c08157
KLC
7613 goto done;
7614 case 0x8: /* srai45 */
1c8f6a4d
KLC
7615 insn = N32_ALU1 (SRAI, N16_RT4 (insn16), N16_RT4 (insn16),
7616 N16_IMM5U (insn16));
35c08157
KLC
7617 goto done;
7618 case 0x9: /* srli45 */
1c8f6a4d
KLC
7619 insn = N32_ALU1 (SRLI, N16_RT4 (insn16), N16_RT4 (insn16),
7620 N16_IMM5U (insn16));
35c08157 7621 goto done;
35c08157 7622 case 0xa: /* slli333 */
1c8f6a4d
KLC
7623 insn = N32_ALU1 (SLLI, N16_RT3 (insn16), N16_RA3 (insn16),
7624 N16_IMM3U (insn16));
35c08157
KLC
7625 goto done;
7626 case 0xc: /* add333 */
1c8f6a4d
KLC
7627 insn = N32_ALU1 (ADD, N16_RT3 (insn16), N16_RA3 (insn16),
7628 N16_RB3 (insn16));
35c08157
KLC
7629 goto done;
7630 case 0xd: /* sub333 */
1c8f6a4d
KLC
7631 insn = N32_ALU1 (SUB, N16_RT3 (insn16), N16_RA3 (insn16),
7632 N16_RB3 (insn16));
35c08157
KLC
7633 goto done;
7634 case 0xe: /* addi333 */
1c8f6a4d
KLC
7635 insn = N32_TYPE2 (ADDI, N16_RT3 (insn16), N16_RA3 (insn16),
7636 N16_IMM3U (insn16));
35c08157
KLC
7637 goto done;
7638 case 0xf: /* subi333 */
1c8f6a4d
KLC
7639 insn = N32_TYPE2 (ADDI, N16_RT3 (insn16), N16_RA3 (insn16),
7640 -N16_IMM3U (insn16));
35c08157 7641 goto done;
35c08157 7642 case 0x10: /* lwi333 */
1c8f6a4d
KLC
7643 insn = N32_TYPE2 (LWI, N16_RT3 (insn16), N16_RA3 (insn16),
7644 N16_IMM3U (insn16));
35c08157
KLC
7645 goto done;
7646 case 0x12: /* lhi333 */
1c8f6a4d
KLC
7647 insn = N32_TYPE2 (LHI, N16_RT3 (insn16), N16_RA3 (insn16),
7648 N16_IMM3U (insn16));
35c08157
KLC
7649 goto done;
7650 case 0x13: /* lbi333 */
1c8f6a4d
KLC
7651 insn = N32_TYPE2 (LBI, N16_RT3 (insn16), N16_RA3 (insn16),
7652 N16_IMM3U (insn16));
35c08157
KLC
7653 goto done;
7654 case 0x11: /* lwi333.bi */
1c8f6a4d
KLC
7655 insn = N32_TYPE2 (LWI_BI, N16_RT3 (insn16), N16_RA3 (insn16),
7656 N16_IMM3U (insn16));
35c08157
KLC
7657 goto done;
7658 case 0x14: /* swi333 */
1c8f6a4d
KLC
7659 insn = N32_TYPE2 (SWI, N16_RT3 (insn16), N16_RA3 (insn16),
7660 N16_IMM3U (insn16));
35c08157
KLC
7661 goto done;
7662 case 0x16: /* shi333 */
1c8f6a4d
KLC
7663 insn = N32_TYPE2 (SHI, N16_RT3 (insn16), N16_RA3 (insn16),
7664 N16_IMM3U (insn16));
35c08157
KLC
7665 goto done;
7666 case 0x17: /* sbi333 */
1c8f6a4d
KLC
7667 insn = N32_TYPE2 (SBI, N16_RT3 (insn16), N16_RA3 (insn16),
7668 N16_IMM3U (insn16));
35c08157
KLC
7669 goto done;
7670 case 0x15: /* swi333.bi */
1c8f6a4d
KLC
7671 insn = N32_TYPE2 (SWI_BI, N16_RT3 (insn16), N16_RA3 (insn16),
7672 N16_IMM3U (insn16));
35c08157 7673 goto done;
35c08157 7674 case 0x18: /* addri36.sp */
1c8f6a4d
KLC
7675 insn = N32_TYPE2 (ADDI, N16_RT3 (insn16), REG_SP,
7676 N16_IMM6U (insn16) << 2);
35c08157 7677 goto done;
35c08157 7678 case 0x19: /* lwi45.fe */
1c8f6a4d
KLC
7679 insn = N32_TYPE2 (LWI, N16_RT4 (insn16), REG_R8,
7680 (N16_IMM5U (insn16) - 32));
35c08157
KLC
7681 goto done;
7682 case 0x1a: /* lwi450 */
7683 insn = N32_TYPE2 (LWI, N16_RT4 (insn16), N16_RA5 (insn16), 0);
7684 goto done;
7685 case 0x1b: /* swi450 */
7686 insn = N32_TYPE2 (SWI, N16_RT4 (insn16), N16_RA5 (insn16), 0);
7687 goto done;
7688
1c8f6a4d 7689 /* These are r15 implied instructions. */
35c08157
KLC
7690 case 0x30: /* slts45 */
7691 insn = N32_ALU1 (SLTS, REG_TA, N16_RT4 (insn16), N16_RA5 (insn16));
7692 goto done;
7693 case 0x31: /* slt45 */
7694 insn = N32_ALU1 (SLT, REG_TA, N16_RT4 (insn16), N16_RA5 (insn16));
7695 goto done;
7696 case 0x32: /* sltsi45 */
7697 insn = N32_TYPE2 (SLTSI, REG_TA, N16_RT4 (insn16), N16_IMM5U (insn16));
7698 goto done;
7699 case 0x33: /* slti45 */
7700 insn = N32_TYPE2 (SLTI, REG_TA, N16_RT4 (insn16), N16_IMM5U (insn16));
7701 goto done;
7702 case 0x34: /* beqzs8, bnezs8 */
7703 if (insn16 & __BIT (8))
7704 insn = N32_BR2 (BNEZ, REG_TA, N16_IMM8S (insn16));
7705 else
7706 insn = N32_BR2 (BEQZ, REG_TA, N16_IMM8S (insn16));
7707 goto done;
7708
7709 case 0x35: /* break16, ex9.it */
7710 /* Only consider range of v3 break16. */
7711 insn = N32_TYPE0 (MISC, (N16_IMM5U (insn16) << 5) | N32_MISC_BREAK);
7712 goto done;
7713
7714 case 0x3c: /* ifcall9 */
7715 insn = N32_BR2 (IFCALL, 0, N16_IMM9U (insn16));
7716 goto done;
7717 case 0x3d: /* movpi45 */
7718 insn = N32_TYPE1 (MOVI, N16_RT4 (insn16), N16_IMM5U (insn16) + 16);
7719 goto done;
7720
7721 case 0x3f: /* MISC33 */
1c8f6a4d 7722 switch (insn16 & 0x7)
35c08157
KLC
7723 {
7724 case 2: /* neg33 */
7725 insn = N32_TYPE2 (SUBRI, N16_RT3 (insn16), N16_RA3 (insn16), 0);
7726 break;
7727 case 3: /* not33 */
1c8f6a4d
KLC
7728 insn = N32_ALU1 (NOR, N16_RT3 (insn16), N16_RA3 (insn16),
7729 N16_RA3 (insn16));
35c08157
KLC
7730 break;
7731 case 4: /* mul33 */
1c8f6a4d
KLC
7732 insn = N32_ALU2 (MUL, N16_RT3 (insn16), N16_RT3 (insn16),
7733 N16_RA3 (insn16));
35c08157
KLC
7734 break;
7735 case 5: /* xor33 */
1c8f6a4d
KLC
7736 insn = N32_ALU1 (XOR, N16_RT3 (insn16), N16_RT3 (insn16),
7737 N16_RA3 (insn16));
35c08157
KLC
7738 break;
7739 case 6: /* and33 */
1c8f6a4d
KLC
7740 insn = N32_ALU1 (AND, N16_RT3 (insn16), N16_RT3 (insn16),
7741 N16_RA3 (insn16));
35c08157
KLC
7742 break;
7743 case 7: /* or33 */
1c8f6a4d
KLC
7744 insn = N32_ALU1 (OR, N16_RT3 (insn16), N16_RT3 (insn16),
7745 N16_RA3 (insn16));
35c08157
KLC
7746 break;
7747 }
7748 goto done;
7749
1c8f6a4d 7750 case 0xb:
35c08157
KLC
7751 switch (insn16 & 0x7)
7752 {
7753 case 0: /* zeb33 */
7754 insn = N32_TYPE2 (ANDI, N16_RT3 (insn16), N16_RA3 (insn16), 0xff);
7755 break;
7756 case 1: /* zeh33 */
7757 insn = N32_ALU1 (ZEH, N16_RT3 (insn16), N16_RA3 (insn16), 0);
7758 break;
7759 case 2: /* seb33 */
7760 insn = N32_ALU1 (SEB, N16_RT3 (insn16), N16_RA3 (insn16), 0);
7761 break;
7762 case 3: /* seh33 */
7763 insn = N32_ALU1 (SEH, N16_RT3 (insn16), N16_RA3 (insn16), 0);
7764 break;
7765 case 4: /* xlsb33 */
7766 insn = N32_TYPE2 (ANDI, N16_RT3 (insn16), N16_RA3 (insn16), 1);
7767 break;
7768 case 5: /* x11b33 */
7769 insn = N32_TYPE2 (ANDI, N16_RT3 (insn16), N16_RA3 (insn16), 0x7ff);
7770 break;
7771 case 6: /* bmski33 */
7772 insn = N32_TYPE2 (ANDI, N16_RT3 (insn16), N16_RT3 (insn16),
1c8f6a4d 7773 1 << __GF (insn16, 3, 3));
35c08157
KLC
7774 break;
7775 case 7: /* fexti33 */
7776 insn = N32_TYPE2 (ANDI, N16_RT3 (insn16), N16_RT3 (insn16),
1c8f6a4d 7777 (1 << (__GF (insn16, 3, 3) + 1)) - 1);
35c08157
KLC
7778 break;
7779 }
7780 goto done;
7781 }
7782
7783 switch (__GF (insn16, 10, 5))
7784 {
7785 case 0x0: /* mov55 or ifret16 */
7786 if (mach >= MACH_V3 && N16_RT5 (insn16) == REG_SP
7787 && N16_RT5 (insn16) == N16_RA5 (insn16))
1c8f6a4d 7788 insn = N32_JREG (JR, 0, 0, 0, 3);
35c08157 7789 else
1c8f6a4d 7790 insn = N32_TYPE2 (ADDI, N16_RT5 (insn16), N16_RA5 (insn16), 0);
35c08157
KLC
7791 goto done;
7792 case 0x1: /* movi55 */
7793 insn = N32_TYPE1 (MOVI, N16_RT5 (insn16), N16_IMM5S (insn16));
7794 goto done;
7795 case 0x1b: /* addi10s (V2) */
7796 insn = N32_TYPE2 (ADDI, REG_SP, REG_SP, N16_IMM10S (insn16));
7797 goto done;
7798 }
7799
7800 switch (__GF (insn16, 11, 4))
7801 {
7802 case 0x7: /* lwi37.fp/swi37.fp */
7803 if (insn16 & __BIT (7)) /* swi37.fp */
7804 insn = N32_TYPE2 (SWI, N16_RT38 (insn16), REG_FP, N16_IMM7U (insn16));
7805 else /* lwi37.fp */
7806 insn = N32_TYPE2 (LWI, N16_RT38 (insn16), REG_FP, N16_IMM7U (insn16));
7807 goto done;
7808 case 0x8: /* beqz38 */
7809 insn = N32_BR2 (BEQZ, N16_RT38 (insn16), N16_IMM8S (insn16));
7810 goto done;
7811 case 0x9: /* bnez38 */
7812 insn = N32_BR2 (BNEZ, N16_RT38 (insn16), N16_IMM8S (insn16));
7813 goto done;
7814 case 0xa: /* beqs38/j8, implied r5 */
7815 if (N16_RT38 (insn16) == 5)
7816 insn = N32_JI (J, N16_IMM8S (insn16));
7817 else
7818 insn = N32_BR1 (BEQ, N16_RT38 (insn16), REG_R5, N16_IMM8S (insn16));
7819 goto done;
7820 case 0xb: /* bnes38 and others */
7821 if (N16_RT38 (insn16) == 5)
7822 {
7823 switch (__GF (insn16, 5, 3))
7824 {
7825 case 0: /* jr5 */
7826 insn = N32_JREG (JR, 0, N16_RA5 (insn16), 0, 0);
7827 break;
7828 case 4: /* ret5 */
7829 insn = N32_JREG (JR, 0, N16_RA5 (insn16), 0, 1);
7830 break;
7831 case 1: /* jral5 */
7832 insn = N32_JREG (JRAL, REG_LP, N16_RA5 (insn16), 0, 0);
7833 break;
7834 case 2: /* ex9.it imm5 */
7835 /* ex9.it had no 32-bit variantl. */
7836 break;
7837 case 5: /* add5.pc */
7838 /* add5.pc had no 32-bit variantl. */
7839 break;
7840 }
7841 }
7842 else /* bnes38 */
7843 insn = N32_BR1 (BNE, N16_RT38 (insn16), REG_R5, N16_IMM8S (insn16));
7844 goto done;
7845 case 0xe: /* lwi37/swi37 */
7846 if (insn16 & (1 << 7)) /* swi37.sp */
7847 insn = N32_TYPE2 (SWI, N16_RT38 (insn16), REG_SP, N16_IMM7U (insn16));
7848 else /* lwi37.sp */
7849 insn = N32_TYPE2 (LWI, N16_RT38 (insn16), REG_SP, N16_IMM7U (insn16));
7850 goto done;
7851 }
7852
7853done:
7854 if (insn & 0x80000000)
7855 return 0;
7856
7857 if (pinsn)
7858 *pinsn = insn;
7859 return 1;
7860}
7861\f
7862static bfd_boolean
7863is_sda_access_insn (unsigned long insn)
7864{
7865 switch (N32_OP6 (insn))
7866 {
7867 case N32_OP6_LWI:
7868 case N32_OP6_LHI:
7869 case N32_OP6_LHSI:
7870 case N32_OP6_LBI:
7871 case N32_OP6_LBSI:
7872 case N32_OP6_SWI:
7873 case N32_OP6_SHI:
7874 case N32_OP6_SBI:
7875 case N32_OP6_LWC:
7876 case N32_OP6_LDC:
7877 case N32_OP6_SWC:
7878 case N32_OP6_SDC:
7879 return TRUE;
7880 default:
7881 ;
7882 }
7883 return FALSE;
7884}
7885
7886static unsigned long
7887turn_insn_to_sda_access (uint32_t insn, bfd_signed_vma type, uint32_t *pinsn)
7888{
7889 uint32_t oinsn = 0;
7890
7891 switch (type)
7892 {
7893 case R_NDS32_GOT_LO12:
7894 case R_NDS32_GOTOFF_LO12:
7895 case R_NDS32_PLTREL_LO12:
7896 case R_NDS32_PLT_GOTREL_LO12:
7897 case R_NDS32_LO12S0_RELA:
7898 switch (N32_OP6 (insn))
7899 {
7900 case N32_OP6_LBI:
7901 /* lbi.gp */
7902 oinsn = N32_TYPE1 (LBGP, N32_RT5 (insn), 0);
7903 break;
7904 case N32_OP6_LBSI:
7905 /* lbsi.gp */
7906 oinsn = N32_TYPE1 (LBGP, N32_RT5 (insn), __BIT (19));
7907 break;
7908 case N32_OP6_SBI:
7909 /* sbi.gp */
7910 oinsn = N32_TYPE1 (SBGP, N32_RT5 (insn), 0);
7911 break;
7912 case N32_OP6_ORI:
7913 /* addi.gp */
7914 oinsn = N32_TYPE1 (SBGP, N32_RT5 (insn), __BIT (19));
7915 break;
7916 }
7917 break;
7918
7919 case R_NDS32_LO12S1_RELA:
7920 switch (N32_OP6 (insn))
7921 {
7922 case N32_OP6_LHI:
7923 /* lhi.gp */
7924 oinsn = N32_TYPE1 (HWGP, N32_RT5 (insn), 0);
7925 break;
7926 case N32_OP6_LHSI:
7927 /* lhsi.gp */
7928 oinsn = N32_TYPE1 (HWGP, N32_RT5 (insn), __BIT (18));
7929 break;
7930 case N32_OP6_SHI:
7931 /* shi.gp */
7932 oinsn = N32_TYPE1 (HWGP, N32_RT5 (insn), __BIT (19));
7933 break;
7934 }
7935 break;
7936
7937 case R_NDS32_LO12S2_RELA:
7938 switch (N32_OP6 (insn))
7939 {
7940 case N32_OP6_LWI:
7941 /* lwi.gp */
7942 oinsn = N32_TYPE1 (HWGP, N32_RT5 (insn), __MF (6, 17, 3));
7943 break;
7944 case N32_OP6_SWI:
7945 /* swi.gp */
7946 oinsn = N32_TYPE1 (HWGP, N32_RT5 (insn), __MF (7, 17, 3));
7947 break;
7948 }
7949 break;
7950
7951 case R_NDS32_LO12S2_DP_RELA:
7952 case R_NDS32_LO12S2_SP_RELA:
7953 oinsn = (insn & 0x7ff07000) | (REG_GP << 15);
7954 break;
7955 }
7956
7957 if (oinsn)
7958 *pinsn = oinsn;
7959
7960 return oinsn != 0;
7961}
7962
7963/* Linker hasn't found the correct merge section for non-section symbol
7964 in relax time, this work is left to the function elf_link_input_bfd().
7965 So for non-section symbol, _bfd_merged_section_offset is also needed
7966 to find the correct symbol address. */
7967
7968static bfd_vma
7969nds32_elf_rela_local_sym (bfd *abfd, Elf_Internal_Sym *sym,
7970 asection **psec, Elf_Internal_Rela *rel)
7971{
7972 asection *sec = *psec;
7973 bfd_vma relocation;
7974
7975 relocation = (sec->output_section->vma
7976 + sec->output_offset + sym->st_value);
7977 if ((sec->flags & SEC_MERGE) && sec->sec_info_type == SEC_INFO_TYPE_MERGE)
7978 {
7979 if (ELF_ST_TYPE (sym->st_info) == STT_SECTION)
7980 rel->r_addend =
7981 _bfd_merged_section_offset (abfd, psec,
7982 elf_section_data (sec)->sec_info,
7983 sym->st_value + rel->r_addend);
7984 else
7985 rel->r_addend =
7986 _bfd_merged_section_offset (abfd, psec,
7987 elf_section_data (sec)->sec_info,
7988 sym->st_value) + rel->r_addend;
7989
7990 if (sec != *psec)
7991 {
7992 /* If we have changed the section, and our original section is
7993 marked with SEC_EXCLUDE, it means that the original
7994 SEC_MERGE section has been completely subsumed in some
7995 other SEC_MERGE section. In this case, we need to leave
7996 some info around for --emit-relocs. */
7997 if ((sec->flags & SEC_EXCLUDE) != 0)
7998 sec->kept_section = *psec;
7999 sec = *psec;
8000 }
8001 rel->r_addend -= relocation;
8002 rel->r_addend += sec->output_section->vma + sec->output_offset;
8003 }
8004 return relocation;
8005}
8006
8007static bfd_vma
8008calculate_memory_address (bfd *abfd, Elf_Internal_Rela *irel,
8009 Elf_Internal_Sym *isymbuf,
8010 Elf_Internal_Shdr *symtab_hdr)
8011{
8012 bfd_signed_vma foff;
8013 bfd_vma symval, addend;
8014 Elf_Internal_Rela irel_fn;
8015 Elf_Internal_Sym *isym;
8016 asection *sym_sec;
8017
8018 /* Get the value of the symbol referred to by the reloc. */
8019 if (ELF32_R_SYM (irel->r_info) < symtab_hdr->sh_info)
8020 {
8021 /* A local symbol. */
8022 isym = isymbuf + ELF32_R_SYM (irel->r_info);
8023
8024 if (isym->st_shndx == SHN_UNDEF)
8025 sym_sec = bfd_und_section_ptr;
8026 else if (isym->st_shndx == SHN_ABS)
8027 sym_sec = bfd_abs_section_ptr;
8028 else if (isym->st_shndx == SHN_COMMON)
8029 sym_sec = bfd_com_section_ptr;
8030 else
8031 sym_sec = bfd_section_from_elf_index (abfd, isym->st_shndx);
8032 memcpy (&irel_fn, irel, sizeof (Elf_Internal_Rela));
8033 symval = nds32_elf_rela_local_sym (abfd, isym, &sym_sec, &irel_fn);
8034 addend = irel_fn.r_addend;
8035 }
8036 else
8037 {
8038 unsigned long indx;
8039 struct elf_link_hash_entry *h;
8040
8041 /* An external symbol. */
8042 indx = ELF32_R_SYM (irel->r_info) - symtab_hdr->sh_info;
8043 h = elf_sym_hashes (abfd)[indx];
8044 BFD_ASSERT (h != NULL);
8045
8046 while (h->root.type == bfd_link_hash_indirect
8047 || h->root.type == bfd_link_hash_warning)
8048 h = (struct elf_link_hash_entry *) h->root.u.i.link;
8049
8050 if (h->root.type != bfd_link_hash_defined
8051 && h->root.type != bfd_link_hash_defweak)
8052 /* This appears to be a reference to an undefined
8053 symbol. Just ignore it--it will be caught by the
8054 regular reloc processing. */
8055 return 0;
8056
8057 if (h->root.u.def.section->flags & SEC_MERGE)
8058 {
8059 sym_sec = h->root.u.def.section;
8060 symval = _bfd_merged_section_offset (abfd, &sym_sec, elf_section_data
8061 (sym_sec)->sec_info, h->root.u.def.value);
8062 symval = symval + sym_sec->output_section->vma
8063 + sym_sec->output_offset;
8064 }
8065 else
8066 symval = (h->root.u.def.value
8067 + h->root.u.def.section->output_section->vma
8068 + h->root.u.def.section->output_offset);
8069 addend = irel->r_addend;
8070 }
8071
8072 foff = symval + addend;
8073
8074 return foff;
8075}
8076
8077static bfd_vma
8078calculate_got_memory_address (bfd *abfd, struct bfd_link_info *link_info,
8079 Elf_Internal_Rela *irel,
8080 Elf_Internal_Shdr *symtab_hdr)
8081{
8082 int symndx;
8083 bfd_vma *local_got_offsets;
8084 /* Get the value of the symbol referred to by the reloc. */
8085 struct elf_link_hash_entry *h;
8086 struct elf_nds32_link_hash_table *htab = nds32_elf_hash_table (link_info);
8087
8088 /* An external symbol. */
8089 symndx = ELF32_R_SYM (irel->r_info) - symtab_hdr->sh_info;
8090 h = elf_sym_hashes (abfd)[symndx];
8091 while (h->root.type == bfd_link_hash_indirect
8092 || h->root.type == bfd_link_hash_warning)
8093 h = (struct elf_link_hash_entry *) h->root.u.i.link;
8094
8095 if (symndx >= 0)
8096 {
8097 BFD_ASSERT (h != NULL);
8098 return htab->sgot->output_section->vma + htab->sgot->output_offset
8099 + h->got.offset;
8100 }
8101 else
8102 {
8103 local_got_offsets = elf_local_got_offsets (abfd);
8104 BFD_ASSERT (local_got_offsets != NULL);
8105 return htab->sgot->output_section->vma + htab->sgot->output_offset
8106 + local_got_offsets[ELF32_R_SYM (irel->r_info)];
8107 }
8108
8109 /* The _GLOBAL_OFFSET_TABLE_ may be undefweak(or should be?). */
8110 /* The check of h->root.type is passed. */
8111}
8112
8113static int
8114is_16bit_NOP (bfd *abfd ATTRIBUTE_UNUSED,
8115 asection *sec, Elf_Internal_Rela *rel)
8116{
8117 bfd_byte *contents;
8118 unsigned short insn16;
8119
8120 if (!(rel->r_addend & R_NDS32_INSN16_CONVERT_FLAG))
8121 return FALSE;
8122 contents = elf_section_data (sec)->this_hdr.contents;
8123 insn16 = bfd_getb16 (contents + rel->r_offset);
8124 if (insn16 == NDS32_NOP16)
8125 return TRUE;
8126 return FALSE;
8127}
8128
8129/* It checks whether the instruction could be converted to
8130 16-bit form and returns the converted one.
8131
8132 `internal_relocs' is supposed to be sorted. */
8133
8134static int
8135is_convert_32_to_16 (bfd *abfd, asection *sec,
8136 Elf_Internal_Rela *reloc,
8137 Elf_Internal_Rela *internal_relocs,
8138 Elf_Internal_Rela *irelend,
8139 uint16_t *insn16)
8140{
8141#define NORMAL_32_TO_16 (1 << 0)
8142#define SPECIAL_32_TO_16 (1 << 1)
8143 bfd_byte *contents = NULL;
8144 bfd_signed_vma off;
8145 bfd_vma mem_addr;
8146 uint32_t insn = 0;
8147 Elf_Internal_Rela *pc_rel;
8148 int pic_ext_target = 0;
8149 Elf_Internal_Shdr *symtab_hdr;
8150 Elf_Internal_Sym *isymbuf = NULL;
8151 int convert_type;
8152 bfd_vma offset;
8153
8154 if (reloc->r_offset + 4 > sec->size)
8155 return FALSE;
8156
8157 offset = reloc->r_offset;
8158
0c4bd9d9 8159 if (!nds32_get_section_contents (abfd, sec, &contents, TRUE))
35c08157
KLC
8160 return FALSE;
8161 insn = bfd_getb32 (contents + offset);
8162
8163 if (nds32_convert_32_to_16 (abfd, insn, insn16, NULL))
8164 convert_type = NORMAL_32_TO_16;
8165 else if (special_convert_32_to_16 (insn, insn16, reloc))
8166 convert_type = SPECIAL_32_TO_16;
8167 else
8168 return FALSE;
8169
8170 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
8171 if (!nds32_get_local_syms (abfd, sec, &isymbuf))
8172 return FALSE;
8173
8174 /* Find the first relocation of the same relocation-type,
8175 so we iteratie them forward. */
8176 pc_rel = reloc;
1c8f6a4d 8177 while ((pc_rel - 1) >= internal_relocs && pc_rel[-1].r_offset == offset)
35c08157
KLC
8178 pc_rel--;
8179
8180 for (; pc_rel < irelend && pc_rel->r_offset == offset; pc_rel++)
8181 {
8182 if (ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_15_PCREL_RELA
8183 || ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_17_PCREL_RELA
8184 || ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_25_PCREL_RELA
8185 || ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_25_PLTREL)
8186 {
8187 off = calculate_offset (abfd, sec, pc_rel, isymbuf, symtab_hdr,
8188 &pic_ext_target);
1c8f6a4d
KLC
8189 if (off >= ACCURATE_8BIT_S1 || off < -ACCURATE_8BIT_S1
8190 || off == 0)
35c08157
KLC
8191 return FALSE;
8192 break;
8193 }
8194 else if (ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_20_RELA)
8195 {
8196 /* movi => movi55 */
1c8f6a4d
KLC
8197 mem_addr = calculate_memory_address (abfd, pc_rel, isymbuf,
8198 symtab_hdr);
8199 /* mem_addr is unsigned, but the value should
8200 be between [-16, 15]. */
35c08157
KLC
8201 if ((mem_addr + 0x10) >> 5)
8202 return FALSE;
8203 break;
8204 }
1c8f6a4d
KLC
8205 else if ((ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_TLS_LE_20)
8206 || (ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_TLS_LE_LO12))
8207 {
8208 /* It never happen movi to movi55 for R_NDS32_TLS_LE_20,
8209 because it can be relaxed to addi for TLS_LE_ADD. */
8210 return FALSE;
8211 }
35c08157
KLC
8212 else if ((ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_SDA15S2_RELA
8213 || ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_SDA17S2_RELA)
8214 && (reloc->r_addend & R_NDS32_INSN16_FP7U2_FLAG)
8215 && convert_type == SPECIAL_32_TO_16)
8216 {
8217 /* fp-as-gp
8218 We've selected a best fp-base for this access, so we can
8219 always resolve it anyway. Do nothing. */
8220 break;
8221 }
8222 else if ((ELF32_R_TYPE (pc_rel->r_info) > R_NDS32_NONE
8223 && (ELF32_R_TYPE (pc_rel->r_info) < R_NDS32_RELA_GNU_VTINHERIT))
8224 || ((ELF32_R_TYPE (pc_rel->r_info) > R_NDS32_RELA_GNU_VTENTRY)
8225 && (ELF32_R_TYPE (pc_rel->r_info) < R_NDS32_INSN16))
8226 || ((ELF32_R_TYPE (pc_rel->r_info) > R_NDS32_LOADSTORE)
8227 && (ELF32_R_TYPE (pc_rel->r_info) < R_NDS32_DWARF2_OP1_RELA)))
8228 {
1c8f6a4d
KLC
8229 /* Prevent unresolved addi instruction translate
8230 to addi45 or addi333. */
35c08157
KLC
8231 return FALSE;
8232 }
1c8f6a4d
KLC
8233 else if ((ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_17IFC_PCREL_RELA))
8234 {
8235 off = calculate_offset (abfd, sec, pc_rel, isymbuf, symtab_hdr,
8236 &pic_ext_target);
8237 if (off >= ACCURATE_U9BIT_S1 || off <= 0)
8238 return FALSE;
8239 break;
8240 }
35c08157
KLC
8241 }
8242
8243 return TRUE;
8244}
8245
8246static void
8247nds32_elf_write_16 (bfd *abfd ATTRIBUTE_UNUSED, bfd_byte *contents,
8248 Elf_Internal_Rela *reloc,
8249 Elf_Internal_Rela *internal_relocs,
8250 Elf_Internal_Rela *irelend,
8251 unsigned short insn16)
8252{
8253 Elf_Internal_Rela *pc_rel;
8254 bfd_vma offset;
8255
8256 offset = reloc->r_offset;
8257 bfd_putb16 (insn16, contents + offset);
8258 /* Find the first relocation of the same relocation-type,
8259 so we iteratie them forward. */
8260 pc_rel = reloc;
8261 while ((pc_rel - 1) > internal_relocs && pc_rel[-1].r_offset == offset)
8262 pc_rel--;
8263
8264 for (; pc_rel < irelend && pc_rel->r_offset == offset; pc_rel++)
8265 {
8266 if (ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_15_PCREL_RELA
8267 || ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_17_PCREL_RELA
8268 || ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_25_PCREL_RELA)
8269 {
8270 pc_rel->r_info =
8271 ELF32_R_INFO (ELF32_R_SYM (pc_rel->r_info), R_NDS32_9_PCREL_RELA);
8272 }
8273 else if (ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_25_PLTREL)
8274 pc_rel->r_info =
8275 ELF32_R_INFO (ELF32_R_SYM (pc_rel->r_info), R_NDS32_9_PLTREL);
8276 else if (ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_20_RELA)
8277 pc_rel->r_info =
8278 ELF32_R_INFO (ELF32_R_SYM (pc_rel->r_info), R_NDS32_5_RELA);
8279 else if (ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_SDA15S2_RELA
8280 || ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_SDA17S2_RELA)
8281 pc_rel->r_info =
8282 ELF32_R_INFO (ELF32_R_SYM (pc_rel->r_info), R_NDS32_SDA_FP7U2_RELA);
1c8f6a4d
KLC
8283 else if ((ELF32_R_TYPE (pc_rel->r_info) == R_NDS32_17IFC_PCREL_RELA))
8284 pc_rel->r_info =
8285 ELF32_R_INFO (ELF32_R_SYM (pc_rel->r_info), R_NDS32_10IFCU_PCREL_RELA);
35c08157
KLC
8286 }
8287}
8288
8289/* Find a relocation of type specified by `reloc_type'
8290 of the same r_offset with reloc.
8291 If not found, return irelend.
8292
8293 Assuming relocations are sorted by r_offset,
8294 we find the relocation from `reloc' backward untill relocs,
8295 or find it from `reloc' forward untill irelend. */
8296
8297static Elf_Internal_Rela *
8298find_relocs_at_address (Elf_Internal_Rela *reloc,
8299 Elf_Internal_Rela *relocs,
8300 Elf_Internal_Rela *irelend,
8301 enum elf_nds32_reloc_type reloc_type)
8302{
8303 Elf_Internal_Rela *rel_t;
8304
8305 /* Find backward. */
8306 for (rel_t = reloc;
8307 rel_t >= relocs && rel_t->r_offset == reloc->r_offset;
8308 rel_t--)
8309 if (ELF32_R_TYPE (rel_t->r_info) == reloc_type)
8310 return rel_t;
8311
1c8f6a4d 8312 /* We didn't find it backward. Try find it forward. */
35c08157
KLC
8313 for (rel_t = reloc;
8314 rel_t < irelend && rel_t->r_offset == reloc->r_offset;
8315 rel_t++)
8316 if (ELF32_R_TYPE (rel_t->r_info) == reloc_type)
8317 return rel_t;
8318
8319 return irelend;
8320}
8321
8322/* Find a relocation of specified type and offset.
8323 `reloc' is just a refence point to find a relocation at specified offset.
8324 If not found, return irelend.
8325
8326 Assuming relocations are sorted by r_offset,
8327 we find the relocation from `reloc' backward untill relocs,
8328 or find it from `reloc' forward untill irelend. */
8329
8330static Elf_Internal_Rela *
8331find_relocs_at_address_addr (Elf_Internal_Rela *reloc,
8332 Elf_Internal_Rela *relocs,
8333 Elf_Internal_Rela *irelend,
6cae483a 8334 enum elf_nds32_reloc_type reloc_type,
35c08157
KLC
8335 bfd_vma offset_p)
8336{
8337 Elf_Internal_Rela *rel_t = NULL;
8338
8339 /* First, we try to find a relocation of offset `offset_p',
8340 and then we use find_relocs_at_address to find specific type. */
8341
8342 if (reloc->r_offset > offset_p)
8343 {
8344 /* Find backward. */
8345 for (rel_t = reloc;
8346 rel_t >= relocs && rel_t->r_offset > offset_p; rel_t--)
8347 /* Do nothing. */;
8348 }
8349 else if (reloc->r_offset < offset_p)
8350 {
8351 /* Find forward. */
8352 for (rel_t = reloc;
8353 rel_t < irelend && rel_t->r_offset < offset_p; rel_t++)
8354 /* Do nothing. */;
8355 }
8356 else
8357 rel_t = reloc;
8358
8359 /* Not found? */
8360 if (rel_t < relocs || rel_t == irelend || rel_t->r_offset != offset_p)
8361 return irelend;
8362
8363 return find_relocs_at_address (rel_t, relocs, irelend, reloc_type);
8364}
8365
8366static bfd_boolean
8367nds32_elf_check_dup_relocs (Elf_Internal_Rela *reloc,
8368 Elf_Internal_Rela *internal_relocs,
8369 Elf_Internal_Rela *irelend,
8370 unsigned char reloc_type)
8371{
8372 Elf_Internal_Rela *rel_t;
8373
8374 for (rel_t = reloc;
8375 rel_t >= internal_relocs && rel_t->r_offset == reloc->r_offset;
8376 rel_t--)
8377 if (ELF32_R_TYPE (rel_t->r_info) == reloc_type)
8378 {
8379 if (ELF32_R_SYM (rel_t->r_info) == ELF32_R_SYM (reloc->r_info)
8380 && rel_t->r_addend == reloc->r_addend)
8381 continue;
8382 return TRUE;
8383 }
8384
8385 for (rel_t = reloc; rel_t < irelend && rel_t->r_offset == reloc->r_offset;
8386 rel_t++)
8387 if (ELF32_R_TYPE (rel_t->r_info) == reloc_type)
8388 {
8389 if (ELF32_R_SYM (rel_t->r_info) == ELF32_R_SYM (reloc->r_info)
8390 && rel_t->r_addend == reloc->r_addend)
8391 continue;
8392 return TRUE;
8393 }
8394
8395 return FALSE;
8396}
8397
8398typedef struct nds32_elf_blank nds32_elf_blank_t;
8399struct nds32_elf_blank
8400{
8401 /* Where the blank begins. */
8402 bfd_vma offset;
8403 /* The size of the blank. */
8404 bfd_vma size;
8405 /* The accumulative size before this blank. */
8406 bfd_vma total_size;
8407 nds32_elf_blank_t *next;
8408 nds32_elf_blank_t *prev;
8409};
8410
8411static nds32_elf_blank_t *blank_free_list = NULL;
8412
8413static nds32_elf_blank_t *
8414create_nds32_elf_blank (bfd_vma offset_p, bfd_vma size_p)
8415{
8416 nds32_elf_blank_t *blank_t;
8417
8418 if (blank_free_list)
8419 {
8420 blank_t = blank_free_list;
8421 blank_free_list = blank_free_list->next;
8422 }
8423 else
8424 blank_t = bfd_malloc (sizeof (nds32_elf_blank_t));
8425
8426 if (blank_t == NULL)
8427 return NULL;
8428
8429 blank_t->offset = offset_p;
8430 blank_t->size = size_p;
8431 blank_t->total_size = 0;
8432 blank_t->next = NULL;
8433 blank_t->prev = NULL;
8434
8435 return blank_t;
8436}
8437
8438static void
8439remove_nds32_elf_blank (nds32_elf_blank_t *blank_p)
8440{
8441 if (blank_free_list)
8442 {
8443 blank_free_list->prev = blank_p;
8444 blank_p->next = blank_free_list;
8445 }
8446 else
8447 blank_p->next = NULL;
8448
8449 blank_p->prev = NULL;
8450 blank_free_list = blank_p;
8451}
8452
8453static void
8454clean_nds32_elf_blank (void)
8455{
8456 nds32_elf_blank_t *blank_t;
8457
8458 while (blank_free_list)
8459 {
8460 blank_t = blank_free_list;
8461 blank_free_list = blank_free_list->next;
8462 free (blank_t);
8463 }
8464}
8465
8466static nds32_elf_blank_t *
8467search_nds32_elf_blank (nds32_elf_blank_t *blank_p, bfd_vma addr)
8468{
8469 nds32_elf_blank_t *blank_t;
8470
8471 if (!blank_p)
8472 return NULL;
8473 blank_t = blank_p;
8474
8475 while (blank_t && addr < blank_t->offset)
8476 blank_t = blank_t->prev;
8477 while (blank_t && blank_t->next && addr >= blank_t->next->offset)
8478 blank_t = blank_t->next;
8479
8480 return blank_t;
8481}
8482
8483static bfd_vma
8484get_nds32_elf_blank_total (nds32_elf_blank_t **blank_p, bfd_vma addr,
8485 int overwrite)
8486{
8487 nds32_elf_blank_t *blank_t;
8488
8489 blank_t = search_nds32_elf_blank (*blank_p, addr);
8490 if (!blank_t)
8491 return 0;
8492
8493 if (overwrite)
8494 *blank_p = blank_t;
8495
8496 if (addr < blank_t->offset + blank_t->size)
8497 return blank_t->total_size + (addr - blank_t->offset);
8498 else
8499 return blank_t->total_size + blank_t->size;
8500}
8501
8502static bfd_boolean
8503insert_nds32_elf_blank (nds32_elf_blank_t **blank_p, bfd_vma addr, bfd_vma len)
8504{
8505 nds32_elf_blank_t *blank_t, *blank_t2;
8506
8507 if (!*blank_p)
8508 {
8509 *blank_p = create_nds32_elf_blank (addr, len);
8510 return *blank_p ? TRUE : FALSE;
8511 }
8512
8513 blank_t = search_nds32_elf_blank (*blank_p, addr);
8514
8515 if (blank_t == NULL)
8516 {
8517 blank_t = create_nds32_elf_blank (addr, len);
8518 if (!blank_t)
8519 return FALSE;
8520 while ((*blank_p)->prev != NULL)
8521 *blank_p = (*blank_p)->prev;
8522 blank_t->next = *blank_p;
8523 (*blank_p)->prev = blank_t;
8524 (*blank_p) = blank_t;
8525 return TRUE;
8526 }
8527
8528 if (addr < blank_t->offset + blank_t->size)
8529 {
8530 if (addr > blank_t->offset + blank_t->size)
8531 blank_t->size = addr - blank_t->offset;
8532 }
8533 else
8534 {
8535 blank_t2 = create_nds32_elf_blank (addr, len);
8536 if (!blank_t2)
8537 return FALSE;
8538 if (blank_t->next)
8539 {
8540 blank_t->next->prev = blank_t2;
8541 blank_t2->next = blank_t->next;
8542 }
8543 blank_t2->prev = blank_t;
8544 blank_t->next = blank_t2;
8545 *blank_p = blank_t2;
8546 }
8547
8548 return TRUE;
8549}
8550
8551static bfd_boolean
8552insert_nds32_elf_blank_recalc_total (nds32_elf_blank_t **blank_p, bfd_vma addr,
8553 bfd_vma len)
8554{
8555 nds32_elf_blank_t *blank_t;
8556
8557 if (!insert_nds32_elf_blank (blank_p, addr, len))
8558 return FALSE;
8559
8560 blank_t = *blank_p;
8561
8562 if (!blank_t->prev)
8563 {
8564 blank_t->total_size = 0;
8565 blank_t = blank_t->next;
8566 }
8567
8568 while (blank_t)
8569 {
8570 blank_t->total_size = blank_t->prev->total_size + blank_t->prev->size;
8571 blank_t = blank_t->next;
8572 }
8573
8574 return TRUE;
8575}
8576
8577static void
8578calc_nds32_blank_total (nds32_elf_blank_t *blank_p)
8579{
8580 nds32_elf_blank_t *blank_t;
8581 bfd_vma total_size = 0;
8582
8583 if (!blank_p)
8584 return;
8585
8586 blank_t = blank_p;
8587 while (blank_t->prev)
8588 blank_t = blank_t->prev;
8589 while (blank_t)
8590 {
8591 blank_t->total_size = total_size;
8592 total_size += blank_t->size;
8593 blank_t = blank_t->next;
8594 }
8595}
8596
8597static bfd_boolean
8598nds32_elf_relax_delete_blanks (bfd *abfd, asection *sec,
8599 nds32_elf_blank_t *blank_p)
8600{
8601 Elf_Internal_Shdr *symtab_hdr; /* Symbol table header of this bfd. */
1c8f6a4d 8602 Elf_Internal_Sym *isym = NULL; /* Symbol table of this bfd. */
35c08157
KLC
8603 Elf_Internal_Sym *isymend; /* Symbol entry iterator. */
8604 unsigned int sec_shndx; /* The section the be relaxed. */
8605 bfd_byte *contents; /* Contents data of iterating section. */
8606 Elf_Internal_Rela *internal_relocs;
8607 Elf_Internal_Rela *irel;
8608 Elf_Internal_Rela *irelend;
8609 struct elf_link_hash_entry **sym_hashes;
8610 struct elf_link_hash_entry **end_hashes;
8611 unsigned int symcount;
8612 asection *sect;
8613 nds32_elf_blank_t *blank_t;
8614 nds32_elf_blank_t *blank_t2;
8615 nds32_elf_blank_t *blank_head;
8616
8617 blank_head = blank_t = blank_p;
8618 while (blank_head->prev != NULL)
8619 blank_head = blank_head->prev;
8620 while (blank_t->next != NULL)
8621 blank_t = blank_t->next;
8622
8623 if (blank_t->offset + blank_t->size <= sec->size)
8624 {
8625 blank_t->next = create_nds32_elf_blank (sec->size + 4, 0);
8626 blank_t->next->prev = blank_t;
8627 }
8628 if (blank_head->offset > 0)
8629 {
8630 blank_head->prev = create_nds32_elf_blank (0, 0);
8631 blank_head->prev->next = blank_head;
8632 blank_head = blank_head->prev;
8633 }
8634
8635 sec_shndx = _bfd_elf_section_from_bfd_section (abfd, sec);
8636
8637 /* The deletion must stop at the next ALIGN reloc for an alignment
8638 power larger than the number of bytes we are deleting. */
8639
8640 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
8641 if (!nds32_get_local_syms (abfd, sec, &isym))
8642 return FALSE;
8643
8644 if (isym == NULL)
8645 {
8646 isym = bfd_elf_get_elf_syms (abfd, symtab_hdr,
8647 symtab_hdr->sh_info, 0, NULL, NULL, NULL);
8648 symtab_hdr->contents = (bfd_byte *) isym;
8649 }
8650
8651 if (isym == NULL || symtab_hdr->sh_info == 0)
8652 return FALSE;
8653
8654 blank_t = blank_head;
8655 calc_nds32_blank_total (blank_head);
8656
8657 for (sect = abfd->sections; sect != NULL; sect = sect->next)
8658 {
8659 /* Adjust all the relocs. */
8660
8661 /* Relocations MUST be kept in memory, because relaxation adjust them. */
8662 internal_relocs = _bfd_elf_link_read_relocs (abfd, sect, NULL, NULL,
8663 TRUE /* keep_memory */);
8664 irelend = internal_relocs + sect->reloc_count;
8665
8666 blank_t = blank_head;
8667 blank_t2 = blank_head;
8668
8669 if (!(sect->flags & SEC_RELOC))
8670 continue;
8671
0c4bd9d9 8672 nds32_get_section_contents (abfd, sect, &contents, TRUE);
35c08157
KLC
8673
8674 for (irel = internal_relocs; irel < irelend; irel++)
8675 {
8676 bfd_vma raddr;
8677
8678 if (ELF32_R_TYPE (irel->r_info) >= R_NDS32_DIFF8
8679 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_DIFF32
8680 && isym[ELF32_R_SYM (irel->r_info)].st_shndx == sec_shndx)
8681 {
8682 unsigned long val = 0;
1c8f6a4d
KLC
8683 unsigned long mask;
8684 long before, between;
6cae483a 8685 long offset = 0;
35c08157
KLC
8686
8687 switch (ELF32_R_TYPE (irel->r_info))
8688 {
8689 case R_NDS32_DIFF8:
1c8f6a4d 8690 offset = bfd_get_8 (abfd, contents + irel->r_offset);
35c08157
KLC
8691 break;
8692 case R_NDS32_DIFF16:
1c8f6a4d 8693 offset = bfd_get_16 (abfd, contents + irel->r_offset);
35c08157
KLC
8694 break;
8695 case R_NDS32_DIFF32:
8696 val = bfd_get_32 (abfd, contents + irel->r_offset);
1c8f6a4d
KLC
8697 /* Get the signed bit and mask for the high part. The
8698 gcc will alarm when right shift 32-bit since the
8699 type size of long may be 32-bit. */
8700 mask = 0 - (val >> 31);
8701 if (mask)
8702 offset = (val | (mask - 0xffffffff));
8703 else
8704 offset = val;
35c08157
KLC
8705 break;
8706 default:
8707 BFD_ASSERT (0);
8708 }
8709
8710 /* DIFF value
8711 0 |encoded in location|
8712 |------------|-------------------|---------
8713 sym+off(addend)
8714 -- before ---| *****************
8715 --------------------- between ---|
8716
1c8f6a4d
KLC
8717 We only care how much data are relax between DIFF,
8718 marked as ***. */
35c08157
KLC
8719
8720 before = get_nds32_elf_blank_total (&blank_t, irel->r_addend, 0);
1c8f6a4d
KLC
8721 between = get_nds32_elf_blank_total (&blank_t,
8722 irel->r_addend + offset, 0);
35c08157
KLC
8723 if (between == before)
8724 goto done_adjust_diff;
8725
8726 switch (ELF32_R_TYPE (irel->r_info))
8727 {
8728 case R_NDS32_DIFF8:
1c8f6a4d
KLC
8729 bfd_put_8 (abfd, offset - (between - before),
8730 contents + irel->r_offset);
35c08157
KLC
8731 break;
8732 case R_NDS32_DIFF16:
1c8f6a4d
KLC
8733 bfd_put_16 (abfd, offset - (between - before),
8734 contents + irel->r_offset);
35c08157
KLC
8735 break;
8736 case R_NDS32_DIFF32:
1c8f6a4d
KLC
8737 bfd_put_32 (abfd, offset - (between - before),
8738 contents + irel->r_offset);
35c08157
KLC
8739 break;
8740 }
8741 }
8742 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_DIFF_ULEB128
8743 && isym[ELF32_R_SYM (irel->r_info)].st_shndx == sec_shndx)
8744 {
8745 bfd_vma val = 0;
8746 unsigned int len = 0;
8747 unsigned long before, between;
8748 bfd_byte *endp, *p;
8749
1c8f6a4d
KLC
8750 val = read_unsigned_leb128 (abfd, contents + irel->r_offset,
8751 &len);
35c08157
KLC
8752
8753 before = get_nds32_elf_blank_total (&blank_t, irel->r_addend, 0);
1c8f6a4d
KLC
8754 between = get_nds32_elf_blank_total (&blank_t,
8755 irel->r_addend + val, 0);
35c08157
KLC
8756 if (between == before)
8757 goto done_adjust_diff;
8758
8759 p = contents + irel->r_offset;
8760 endp = p + len -1;
8761 memset (p, 0x80, len);
8762 *(endp) = 0;
8763 p = write_uleb128 (p, val - (between - before)) - 1;
8764 if (p < endp)
8765 *p |= 0x80;
8766 }
8767done_adjust_diff:
8768
8769 if (sec == sect)
8770 {
8771 raddr = irel->r_offset;
1c8f6a4d
KLC
8772 irel->r_offset -= get_nds32_elf_blank_total (&blank_t2,
8773 irel->r_offset, 1);
35c08157
KLC
8774
8775 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_NONE)
8776 continue;
8777 if (blank_t2 && blank_t2->next
1c8f6a4d
KLC
8778 && (blank_t2->offset > raddr
8779 || blank_t2->next->offset <= raddr))
8780 (*_bfd_error_handler)
8781 (_("%B: %s\n"), abfd,
8782 "Error: search_nds32_elf_blank reports wrong node");
35c08157
KLC
8783
8784 /* Mark reloc in deleted portion as NONE.
8785 For some relocs like R_NDS32_LABEL that doesn't modify the
8786 content in the section. R_NDS32_LABEL doesn't belong to the
8787 instruction in the section, so we should preserve it. */
8788 if (raddr >= blank_t2->offset
8789 && raddr < blank_t2->offset + blank_t2->size
8790 && ELF32_R_TYPE (irel->r_info) != R_NDS32_LABEL
8791 && ELF32_R_TYPE (irel->r_info) != R_NDS32_RELAX_REGION_BEGIN
8792 && ELF32_R_TYPE (irel->r_info) != R_NDS32_RELAX_REGION_END
8793 && ELF32_R_TYPE (irel->r_info) != R_NDS32_RELAX_ENTRY
8794 && ELF32_R_TYPE (irel->r_info) != R_NDS32_SUBTRAHEND
8795 && ELF32_R_TYPE (irel->r_info) != R_NDS32_MINUEND)
8796 {
8797 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info),
8798 R_NDS32_NONE);
8799 continue;
8800 }
8801 }
8802
8803 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_NONE
8804 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LABEL
8805 || ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_ENTRY)
8806 continue;
8807
8808 if (ELF32_R_SYM (irel->r_info) < symtab_hdr->sh_info
8809 && isym[ELF32_R_SYM (irel->r_info)].st_shndx == sec_shndx
8810 && ELF_ST_TYPE (isym[ELF32_R_SYM (irel->r_info)].st_info) == STT_SECTION)
8811 {
8812 if (irel->r_addend <= sec->size)
8813 irel->r_addend -=
8814 get_nds32_elf_blank_total (&blank_t, irel->r_addend, 1);
8815 }
8816 }
8817 }
8818
8819 /* Adjust the local symbols defined in this section. */
8820 blank_t = blank_head;
8821 for (isymend = isym + symtab_hdr->sh_info; isym < isymend; isym++)
8822 {
8823 if (isym->st_shndx == sec_shndx)
8824 {
8825 if (isym->st_value <= sec->size)
8826 {
8827 bfd_vma ahead;
8828 bfd_vma orig_addr = isym->st_value;
8829
8830 ahead = get_nds32_elf_blank_total (&blank_t, isym->st_value, 1);
8831 isym->st_value -= ahead;
8832
8833 /* Adjust function size. */
1c8f6a4d
KLC
8834 if (ELF32_ST_TYPE (isym->st_info) == STT_FUNC
8835 && isym->st_size > 0)
8836 isym->st_size -=
8837 get_nds32_elf_blank_total
8838 (&blank_t, orig_addr + isym->st_size, 0) - ahead;
35c08157
KLC
8839 }
8840 }
8841 }
8842
8843 /* Now adjust the global symbols defined in this section. */
8844 symcount = (symtab_hdr->sh_size / sizeof (Elf32_External_Sym)
8845 - symtab_hdr->sh_info);
8846 sym_hashes = elf_sym_hashes (abfd);
8847 end_hashes = sym_hashes + symcount;
8848 blank_t = blank_head;
8849 for (; sym_hashes < end_hashes; sym_hashes++)
8850 {
8851 struct elf_link_hash_entry *sym_hash = *sym_hashes;
8852
8853 if ((sym_hash->root.type == bfd_link_hash_defined
8854 || sym_hash->root.type == bfd_link_hash_defweak)
8855 && sym_hash->root.u.def.section == sec)
8856 {
8857 if (sym_hash->root.u.def.value <= sec->size)
8858 {
8859 bfd_vma ahead;
8860 bfd_vma orig_addr = sym_hash->root.u.def.value;
8861
8862 ahead = get_nds32_elf_blank_total (&blank_t, sym_hash->root.u.def.value, 1);
8863 sym_hash->root.u.def.value -= ahead;
8864
8865 /* Adjust function size. */
8866 if (sym_hash->type == STT_FUNC)
1c8f6a4d
KLC
8867 sym_hash->size -=
8868 get_nds32_elf_blank_total
8869 (&blank_t, orig_addr + sym_hash->size, 0) - ahead;
35c08157
KLC
8870
8871 }
8872 }
8873 }
8874
8875 contents = elf_section_data (sec)->this_hdr.contents;
8876 blank_t = blank_head;
8877 while (blank_t->next)
8878 {
8879 /* Actually delete the bytes. */
8880
8881 /* If current blank is the last blank overlap with current section,
8882 go to finish process. */
8883 if (sec->size <= (blank_t->next->offset))
8884 break;
8885
8886 memmove (contents + blank_t->offset - blank_t->total_size,
8887 contents + blank_t->offset + blank_t->size,
8888 blank_t->next->offset - (blank_t->offset + blank_t->size));
8889
8890 blank_t = blank_t->next;
8891 }
8892
8893 if (sec->size > (blank_t->offset + blank_t->size))
8894 {
8895 /* There are remaining code between blank and section boundary.
8896 Move the remaining code to appropriate location. */
8897 memmove (contents + blank_t->offset - blank_t->total_size,
8898 contents + blank_t->offset + blank_t->size,
8899 sec->size - (blank_t->offset + blank_t->size));
8900 sec->size -= blank_t->total_size + blank_t->size;
8901 }
8902 else
8903 /* This blank is not entirely included in the section,
8904 reduce the section size by only part of the blank size. */
8905 sec->size -= blank_t->total_size + (sec->size - blank_t->offset);
8906
8907 while (blank_head)
8908 {
8909 blank_t = blank_head;
8910 blank_head = blank_head->next;
8911 remove_nds32_elf_blank (blank_t);
8912 }
8913
8914 return TRUE;
8915}
8916
8917/* Get the contents of a section. */
8918
8919static int
0c4bd9d9
KLC
8920nds32_get_section_contents (bfd *abfd, asection *sec,
8921 bfd_byte **contents_p, bfd_boolean cache)
35c08157
KLC
8922{
8923 /* Get the section contents. */
8924 if (elf_section_data (sec)->this_hdr.contents != NULL)
8925 *contents_p = elf_section_data (sec)->this_hdr.contents;
8926 else
8927 {
8928 if (!bfd_malloc_and_get_section (abfd, sec, contents_p))
8929 return FALSE;
0c4bd9d9
KLC
8930 if (cache)
8931 elf_section_data (sec)->this_hdr.contents = *contents_p;
35c08157
KLC
8932 }
8933
8934 return TRUE;
8935}
8936
8937/* Get the contents of the internal symbol of abfd. */
8938
8939static int
8940nds32_get_local_syms (bfd *abfd, asection *sec ATTRIBUTE_UNUSED,
8941 Elf_Internal_Sym **isymbuf_p)
8942{
8943 Elf_Internal_Shdr *symtab_hdr;
8944 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
8945
8946 /* Read this BFD's local symbols if we haven't done so already. */
8947 if (*isymbuf_p == NULL && symtab_hdr->sh_info != 0)
8948 {
8949 *isymbuf_p = (Elf_Internal_Sym *) symtab_hdr->contents;
8950 if (*isymbuf_p == NULL)
8951 {
8952 *isymbuf_p = bfd_elf_get_elf_syms (abfd, symtab_hdr,
8953 symtab_hdr->sh_info, 0,
8954 NULL, NULL, NULL);
8955 if (*isymbuf_p == NULL)
8956 return FALSE;
8957 }
8958 }
8959 symtab_hdr->contents = (bfd_byte *) (*isymbuf_p);
8960
8961 return TRUE;
8962}
8963
8964/* Range of small data. */
1c8f6a4d
KLC
8965static bfd_vma sdata_range[2][2];
8966static bfd_vma const sdata_init_range[2] =
8967{ ACCURATE_12BIT_S1, ACCURATE_19BIT };
35c08157
KLC
8968
8969static int
8970nds32_elf_insn_size (bfd *abfd ATTRIBUTE_UNUSED,
8971 bfd_byte *contents, bfd_vma addr)
8972{
8973 unsigned long insn = bfd_getb32 (contents + addr);
8974
8975 if (insn & 0x80000000)
8976 return 2;
8977
8978 return 4;
8979}
8980
8981/* Set the gp relax range. We have to measure the safe range
8982 to do gp relaxation. */
8983
8984static void
8985relax_range_measurement (bfd *abfd)
8986{
8987 asection *sec_f, *sec_b;
8988 /* For upper bound. */
8989 bfd_vma maxpgsz = get_elf_backend_data (abfd)->maxpagesize;
8990 bfd_vma align;
35c08157
KLC
8991 static int decide_relax_range = 0;
8992 int i;
1c8f6a4d 8993 int range_number = sizeof (sdata_init_range) / sizeof (sdata_init_range[0]);
35c08157
KLC
8994
8995 if (decide_relax_range)
8996 return;
8997 decide_relax_range = 1;
8998
8999 if (sda_rela_sec == NULL)
9000 {
9001 /* Since there is no data sections, we assume the range is page size. */
1c8f6a4d 9002 for (i = 0; i < range_number; i++)
35c08157
KLC
9003 {
9004 sdata_range[i][0] = sdata_init_range[i] - 0x1000;
9005 sdata_range[i][1] = sdata_init_range[i] - 0x1000;
9006 }
9007 return;
9008 }
9009
9010 /* Get the biggest alignment power after the gp located section. */
9011 sec_f = sda_rela_sec->output_section;
9012 sec_b = sec_f->next;
9013 align = 0;
9014 while (sec_b != NULL)
9015 {
9016 if ((unsigned)(1 << sec_b->alignment_power) > align)
9017 align = (1 << sec_b->alignment_power);
9018 sec_b = sec_b->next;
9019 }
9020
9021 /* I guess we can not determine the section before
9022 gp located section, so we assume the align is max page size. */
1c8f6a4d 9023 for (i = 0; i < range_number; i++)
35c08157 9024 {
1c8f6a4d 9025 sdata_range[i][1] = sdata_init_range[i] - align;
35c08157 9026 BFD_ASSERT (sdata_range[i][1] <= sdata_init_range[i]);
1c8f6a4d 9027 sdata_range[i][0] = sdata_init_range[i] - maxpgsz;
35c08157
KLC
9028 BFD_ASSERT (sdata_range[i][0] <= sdata_init_range[i]);
9029 }
9030}
9031
9032/* These are macros used to check flags encoded in r_addend.
9033 They are only used by nds32_elf_relax_section (). */
9034#define GET_SEQ_LEN(addend) ((addend) & 0x000000ff)
9035#define IS_1ST_CONVERT(addend) ((addend) & 0x80000000)
9036#define IS_OPTIMIZE(addend) ((addend) & 0x40000000)
9037#define IS_16BIT_ON(addend) ((addend) & 0x20000000)
9038
1c8f6a4d
KLC
9039/* Relax LONGCALL1 relocation for nds32_elf_relax_section. */
9040
35c08157 9041static bfd_boolean
1c8f6a4d
KLC
9042nds32_elf_relax_longcall1 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
9043 Elf_Internal_Rela *internal_relocs, int *insn_len,
9044 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
9045 Elf_Internal_Shdr *symtab_hdr)
9046{
9047 /* There are 3 variations for LONGCALL1
9048 case 4-4-2; 16-bit on, optimize off or optimize for space
9049 sethi ta, hi20(symbol) ; LONGCALL1/HI20
9050 ori ta, ta, lo12(symbol) ; LO12S0
9051 jral5 ta ;
9052
9053 case 4-4-4; 16-bit off, optimize don't care
9054 sethi ta, hi20(symbol) ; LONGCALL1/HI20
9055 ori ta, ta, lo12(symbol) ; LO12S0
9056 jral ta ;
9057
9058 case 4-4-4; 16-bit on, optimize for speed
9059 sethi ta, hi20(symbol) ; LONGCALL1/HI20
9060 ori ta, ta, lo12(symbol) ; LO12S0
9061 jral ta ;
9062 Check code for -mlong-calls output. */
9063
9064 /* Get the reloc for the address from which the register is
9065 being loaded. This reloc will tell us which function is
9066 actually being called. */
9067
9068 bfd_vma laddr;
9069 int seq_len; /* Original length of instruction sequence. */
35c08157 9070 uint32_t insn;
1c8f6a4d
KLC
9071 Elf_Internal_Rela *hi_irelfn, *lo_irelfn, *irelend;
9072 int pic_ext_target = 0;
9073 bfd_signed_vma foff;
35c08157 9074 uint16_t insn16;
35c08157 9075
1c8f6a4d
KLC
9076 irelend = internal_relocs + sec->reloc_count;
9077 seq_len = GET_SEQ_LEN (irel->r_addend);
9078 laddr = irel->r_offset;
9079 *insn_len = seq_len;
35c08157 9080
1c8f6a4d
KLC
9081 hi_irelfn = find_relocs_at_address_addr (irel, internal_relocs, irelend,
9082 R_NDS32_HI20_RELA, laddr);
9083 lo_irelfn = find_relocs_at_address_addr (irel, internal_relocs, irelend,
9084 R_NDS32_LO12S0_ORI_RELA,
9085 laddr + 4);
35c08157 9086
1c8f6a4d 9087 if (hi_irelfn == irelend || lo_irelfn == irelend)
35c08157
KLC
9088 {
9089 (*_bfd_error_handler)
1c8f6a4d
KLC
9090 ("%B: warning: R_NDS32_LONGCALL1 points to unrecognized"
9091 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
9092 return FALSE;
35c08157
KLC
9093 }
9094
1c8f6a4d
KLC
9095 /* Get the value of the symbol referred to by the reloc. */
9096 foff = calculate_offset (abfd, sec, hi_irelfn, isymbuf, symtab_hdr,
9097 &pic_ext_target);
35c08157 9098
1c8f6a4d
KLC
9099 /* This condition only happened when symbol is undefined. */
9100 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_24BIT_S1
9101 || foff >= CONSERVATIVE_24BIT_S1)
9102 return FALSE;
35c08157 9103
1c8f6a4d
KLC
9104 /* Relax to: jal symbol; 25_PCREL */
9105 /* For simplicity of coding, we are going to modify the section
9106 contents, the section relocs, and the BFD symbol table. We
9107 must tell the rest of the code not to free up this
9108 information. It would be possible to instead create a table
9109 of changes which have to be made, as is done in coff-mips.c;
9110 that would be more work, but would require less memory when
9111 the linker is run. */
9112
9113 /* Replace the long call with a jal. */
9114 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info),
9115 R_NDS32_25_PCREL_RELA);
9116 irel->r_addend = hi_irelfn->r_addend;
9117
9118 /* We don't resolve this here but resolve it in relocate_section. */
9119 insn = INSN_JAL;
9120 bfd_putb32 (insn, contents + irel->r_offset);
9121
9122 hi_irelfn->r_info =
9123 ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_NDS32_NONE);
9124 lo_irelfn->r_info =
9125 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_NDS32_NONE);
9126 *insn_len = 4;
9127
9128 if (seq_len & 0x2)
9129 {
9130 insn16 = NDS32_NOP16;
9131 bfd_putb16 (insn16, contents + irel->r_offset + *insn_len);
9132 lo_irelfn->r_info =
9133 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_NDS32_INSN16);
9134 lo_irelfn->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
9135 *insn_len += 2;
9136 }
9137 return TRUE;
9138}
35c08157 9139
1c8f6a4d
KLC
9140#define CONVERT_CONDITION_CALL(insn) (((insn) & 0xffff0000) ^ 0x90000)
9141/* Relax LONGCALL2 relocation for nds32_elf_relax_section. */
35c08157 9142
1c8f6a4d
KLC
9143static bfd_boolean
9144nds32_elf_relax_longcall2 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
9145 Elf_Internal_Rela *internal_relocs, int *insn_len,
9146 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
9147 Elf_Internal_Shdr *symtab_hdr)
9148{
9149 /* bltz rt, .L1 ; LONGCALL2
9150 jal symbol ; 25_PCREL
9151 .L1: */
35c08157 9152
1c8f6a4d
KLC
9153 /* Get the reloc for the address from which the register is
9154 being loaded. This reloc will tell us which function is
9155 actually being called. */
35c08157 9156
1c8f6a4d
KLC
9157 bfd_vma laddr;
9158 uint32_t insn;
9159 Elf_Internal_Rela *i1_irelfn, *cond_irelfn, *irelend;
9160 int pic_ext_target = 0;
9161 bfd_signed_vma foff;
35c08157 9162
1c8f6a4d
KLC
9163 irelend = internal_relocs + sec->reloc_count;
9164 laddr = irel->r_offset;
9165 i1_irelfn =
9166 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9167 R_NDS32_25_PCREL_RELA, laddr + 4);
9168
9169 if (i1_irelfn == irelend)
35c08157 9170 {
1c8f6a4d
KLC
9171 (*_bfd_error_handler)
9172 ("%B: warning: R_NDS32_LONGCALL2 points to unrecognized"
9173 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
9174 return FALSE;
35c08157
KLC
9175 }
9176
1c8f6a4d 9177 insn = bfd_getb32 (contents + laddr);
35c08157 9178
1c8f6a4d
KLC
9179 /* Get the value of the symbol referred to by the reloc. */
9180 foff = calculate_offset (abfd, sec, i1_irelfn, isymbuf, symtab_hdr,
9181 &pic_ext_target);
35c08157 9182
1c8f6a4d
KLC
9183 if (foff == 0 || foff < -CONSERVATIVE_16BIT_S1
9184 || foff >= CONSERVATIVE_16BIT_S1)
9185 return FALSE;
35c08157 9186
1c8f6a4d
KLC
9187 /* Relax to bgezal rt, label ; 17_PCREL
9188 or bltzal rt, label ; 17_PCREL */
9189
9190 /* Convert to complimentary conditional call. */
9191 insn = CONVERT_CONDITION_CALL (insn);
9192
9193 /* For simplicity of coding, we are going to modify the section
9194 contents, the section relocs, and the BFD symbol table. We
9195 must tell the rest of the code not to free up this
9196 information. It would be possible to instead create a table
9197 of changes which have to be made, as is done in coff-mips.c;
9198 that would be more work, but would require less memory when
9199 the linker is run. */
9200
9201 /* Clean unnessary relocations. */
9202 i1_irelfn->r_info =
9203 ELF32_R_INFO (ELF32_R_SYM (i1_irelfn->r_info), R_NDS32_NONE);
9204 cond_irelfn =
9205 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9206 R_NDS32_17_PCREL_RELA, laddr);
9207 if (cond_irelfn != irelend)
9208 cond_irelfn->r_info =
9209 ELF32_R_INFO (ELF32_R_SYM (cond_irelfn->r_info), R_NDS32_NONE);
9210
9211 /* Replace the long call with a bgezal. */
9212 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (i1_irelfn->r_info),
9213 R_NDS32_17_PCREL_RELA);
9214 irel->r_addend = i1_irelfn->r_addend;
9215
9216 bfd_putb32 (insn, contents + irel->r_offset);
9217
9218 *insn_len = 4;
9219 return TRUE;
9220}
35c08157 9221
1c8f6a4d
KLC
9222/* Relax LONGCALL3 relocation for nds32_elf_relax_section. */
9223
9224static bfd_boolean
9225nds32_elf_relax_longcall3 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
9226 Elf_Internal_Rela *internal_relocs, int *insn_len,
9227 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
9228 Elf_Internal_Shdr *symtab_hdr)
9229{
9230 /* There are 3 variations for LONGCALL3
9231 case 4-4-4-2; 16-bit on, optimize off or optimize for space
9232 bltz rt, $1 ; LONGCALL3
9233 sethi ta, hi20(symbol) ; HI20
9234 ori ta, ta, lo12(symbol) ; LO12S0
9235 jral5 ta ;
9236 $1
9237
9238 case 4-4-4-4; 16-bit off, optimize don't care
9239 bltz rt, $1 ; LONGCALL3
9240 sethi ta, hi20(symbol) ; HI20
9241 ori ta, ta, lo12(symbol) ; LO12S0
9242 jral ta ;
9243 $1
9244
9245 case 4-4-4-4; 16-bit on, optimize for speed
9246 bltz rt, $1 ; LONGCALL3
9247 sethi ta, hi20(symbol) ; HI20
9248 ori ta, ta, lo12(symbol) ; LO12S0
9249 jral ta ;
9250 $1 */
9251
9252 /* Get the reloc for the address from which the register is
9253 being loaded. This reloc will tell us which function is
9254 actually being called. */
9255
9256 bfd_vma laddr;
9257 int seq_len; /* Original length of instruction sequence. */
9258 uint32_t insn;
9259 Elf_Internal_Rela *hi_irelfn, *lo_irelfn, *cond_irelfn, *irelend;
9260 int pic_ext_target = 0;
9261 bfd_signed_vma foff;
9262 uint16_t insn16;
9263
9264 irelend = internal_relocs + sec->reloc_count;
9265 seq_len = GET_SEQ_LEN (irel->r_addend);
9266 laddr = irel->r_offset;
9267 *insn_len = seq_len;
9268
9269 hi_irelfn =
9270 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9271 R_NDS32_HI20_RELA, laddr + 4);
9272 lo_irelfn =
9273 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9274 R_NDS32_LO12S0_ORI_RELA, laddr + 8);
9275
9276 if (hi_irelfn == irelend || lo_irelfn == irelend)
9277 {
9278 (*_bfd_error_handler)
9279 ("%B: warning: R_NDS32_LONGCALL3 points to unrecognized"
9280 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
9281 return FALSE;
35c08157
KLC
9282 }
9283
1c8f6a4d
KLC
9284 /* Get the value of the symbol referred to by the reloc. */
9285 foff = calculate_offset (abfd, sec, hi_irelfn, isymbuf, symtab_hdr,
9286 &pic_ext_target);
35c08157 9287
1c8f6a4d
KLC
9288 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_24BIT_S1
9289 || foff >= CONSERVATIVE_24BIT_S1)
9290 return FALSE;
35c08157 9291
1c8f6a4d
KLC
9292 insn = bfd_getb32 (contents + laddr);
9293 if (foff >= -CONSERVATIVE_16BIT_S1 && foff < CONSERVATIVE_16BIT_S1)
35c08157 9294 {
1c8f6a4d
KLC
9295 /* Relax to bgezal rt, label ; 17_PCREL
9296 or bltzal rt, label ; 17_PCREL */
35c08157 9297
1c8f6a4d
KLC
9298 /* Convert to complimentary conditional call. */
9299 insn = CONVERT_CONDITION_CALL (insn);
9300 bfd_putb32 (insn, contents + irel->r_offset);
35c08157 9301
1c8f6a4d
KLC
9302 *insn_len = 4;
9303 irel->r_info =
9304 ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_NDS32_NONE);
9305 hi_irelfn->r_info =
9306 ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_NDS32_NONE);
9307 lo_irelfn->r_info =
9308 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_NDS32_NONE);
9309
9310 cond_irelfn =
9311 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9312 R_NDS32_17_PCREL_RELA, laddr);
9313 if (cond_irelfn != irelend)
35c08157 9314 {
1c8f6a4d
KLC
9315 cond_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info),
9316 R_NDS32_17_PCREL_RELA);
9317 cond_irelfn->r_addend = hi_irelfn->r_addend;
35c08157 9318 }
1c8f6a4d
KLC
9319
9320 if (seq_len & 0x2)
35c08157 9321 {
1c8f6a4d
KLC
9322 insn16 = NDS32_NOP16;
9323 bfd_putb16 (insn16, contents + irel->r_offset + *insn_len);
9324 hi_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info),
9325 R_NDS32_INSN16);
9326 hi_irelfn->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
9327 insn_len += 2;
35c08157 9328 }
1c8f6a4d
KLC
9329 }
9330 else if (foff >= -CONSERVATIVE_24BIT_S1 && foff < CONSERVATIVE_24BIT_S1)
9331 {
9332 /* Relax to the following instruction sequence
9333 bltz rt, $1 ; LONGCALL2
9334 jal symbol ; 25_PCREL
9335 $1 */
9336 *insn_len = 8;
9337 insn = INSN_JAL;
9338 bfd_putb32 (insn, contents + hi_irelfn->r_offset);
35c08157 9339
1c8f6a4d
KLC
9340 hi_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info),
9341 R_NDS32_25_PCREL_RELA);
9342 irel->r_info =
9343 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_LONGCALL2);
9344
9345 lo_irelfn->r_info =
9346 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_NDS32_NONE);
35c08157 9347
1c8f6a4d 9348 if (seq_len & 0x2)
35c08157 9349 {
1c8f6a4d
KLC
9350 insn16 = NDS32_NOP16;
9351 bfd_putb16 (insn16, contents + irel->r_offset + *insn_len);
9352 lo_irelfn->r_info =
9353 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_NDS32_INSN16);
9354 lo_irelfn->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
9355 insn_len += 2;
9356 }
9357 }
9358 return TRUE;
9359}
35c08157 9360
1c8f6a4d 9361/* Relax LONGJUMP1 relocation for nds32_elf_relax_section. */
35c08157 9362
1c8f6a4d
KLC
9363static bfd_boolean
9364nds32_elf_relax_longjump1 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
9365 Elf_Internal_Rela *internal_relocs, int *insn_len,
9366 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
9367 Elf_Internal_Shdr *symtab_hdr)
9368{
9369 /* There are 3 variations for LONGJUMP1
9370 case 4-4-2; 16-bit bit on, optimize off or optimize for space
9371 sethi ta, hi20(symbol) ; LONGJUMP1/HI20
9372 ori ta, ta, lo12(symbol) ; LO12S0
9373 jr5 ta ;
9374
9375 case 4-4-4; 16-bit off, optimize don't care
9376 sethi ta, hi20(symbol) ; LONGJUMP1/HI20
9377 ori ta, ta, lo12(symbol) ; LO12S0
9378 jr ta ;
9379
9380 case 4-4-4; 16-bit on, optimize for speed
9381 sethi ta, hi20(symbol) ; LONGJUMP1/HI20
9382 ori ta, ta, lo12(symbol) ; LO12S0
9383 jr ta ; */
9384
9385 /* Get the reloc for the address from which the register is
9386 being loaded. This reloc will tell us which function is
9387 actually being called. */
9388
9389 bfd_vma laddr;
9390 int seq_len; /* Original length of instruction sequence. */
9391 int insn16_on; /* 16-bit on/off. */
9392 uint32_t insn;
9393 Elf_Internal_Rela *hi_irelfn, *lo_irelfn, *irelend;
9394 int pic_ext_target = 0;
9395 bfd_signed_vma foff;
9396 uint16_t insn16;
9397 unsigned long reloc;
35c08157 9398
1c8f6a4d
KLC
9399 irelend = internal_relocs + sec->reloc_count;
9400 seq_len = GET_SEQ_LEN (irel->r_addend);
9401 laddr = irel->r_offset;
9402 *insn_len = seq_len;
9403 insn16_on = IS_16BIT_ON (irel->r_addend);
9404
9405 hi_irelfn =
9406 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9407 R_NDS32_HI20_RELA, laddr);
9408 lo_irelfn =
9409 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9410 R_NDS32_LO12S0_ORI_RELA, laddr + 4);
9411 if (hi_irelfn == irelend || lo_irelfn == irelend)
9412 {
9413 (*_bfd_error_handler)
9414 ("%B: warning: R_NDS32_LONGJUMP1 points to unrecognized"
9415 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
9416 return FALSE;
9417 }
35c08157 9418
1c8f6a4d
KLC
9419 /* Get the value of the symbol referred to by the reloc. */
9420 foff = calculate_offset (abfd, sec, hi_irelfn, isymbuf, symtab_hdr,
9421 &pic_ext_target);
35c08157 9422
1c8f6a4d
KLC
9423 if (pic_ext_target || foff == 0 || foff >= CONSERVATIVE_24BIT_S1
9424 || foff < -CONSERVATIVE_24BIT_S1)
9425 return FALSE;
35c08157 9426
1c8f6a4d
KLC
9427 if (insn16_on && foff >= -ACCURATE_8BIT_S1
9428 && foff < ACCURATE_8BIT_S1 && (seq_len & 0x2))
9429 {
9430 /* j8 label */
9431 /* 16-bit on, but not optimized for speed. */
9432 reloc = R_NDS32_9_PCREL_RELA;
9433 insn16 = INSN_J8;
9434 bfd_putb16 (insn16, contents + irel->r_offset);
9435 *insn_len = 2;
9436 irel->r_info =
9437 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
9438 }
9439 else
9440 {
9441 /* j label */
9442 reloc = R_NDS32_25_PCREL_RELA;
9443 insn = INSN_J;
9444 bfd_putb32 (insn, contents + irel->r_offset);
9445 *insn_len = 4;
9446 irel->r_info =
9447 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_INSN16);
9448 irel->r_addend = 0;
9449 }
35c08157 9450
1c8f6a4d
KLC
9451 hi_irelfn->r_info =
9452 ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), reloc);
9453 lo_irelfn->r_info =
9454 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_NDS32_NONE);
35c08157 9455
1c8f6a4d
KLC
9456 if ((seq_len & 0x2) && ((*insn_len & 2) == 0))
9457 {
9458 insn16 = NDS32_NOP16;
9459 bfd_putb16 (insn16, contents + irel->r_offset + *insn_len);
9460 lo_irelfn->r_info =
9461 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info),
9462 R_NDS32_INSN16);
9463 lo_irelfn->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
9464 *insn_len += 2;
9465 }
9466 return TRUE;
9467}
9468
9469/* Revert condition branch. This function does not check if the input
9470 instruction is condition branch or not. */
9471
9472static void
9473nds32_elf_convert_branch (uint16_t insn16, uint32_t insn,
9474 uint16_t *re_insn16, uint32_t *re_insn)
9475{
9476 uint32_t comp_insn = 0;
9477 uint16_t comp_insn16 = 0;
9478
9479 if (insn)
9480 {
9481 if (N32_OP6 (insn) == N32_OP6_BR1)
9482 {
9483 /* beqs label. */
9484 comp_insn = (insn ^ 0x4000) & 0xffffc000;
9485 if (N32_IS_RT3 (insn) && N32_RA5 (insn) == REG_R5)
35c08157 9486 {
1c8f6a4d
KLC
9487 /* Insn can be contracted to 16-bit implied r5. */
9488 comp_insn16 =
9489 (comp_insn & 0x4000) ? INSN_BNES38 : INSN_BEQS38;
9490 comp_insn16 |= (N32_RT5 (insn) & 0x7) << 8;
35c08157 9491 }
1c8f6a4d
KLC
9492 }
9493 else if (N32_OP6 (insn) == N32_OP6_BR3)
9494 {
9495 /* bnec $ta, imm11, label. */
9496 comp_insn = (insn ^ 0x80000) & 0xffffff00;
9497 }
9498 else
9499 {
9500 comp_insn = (insn ^ 0x10000) & 0xffffc000;
9501 if (N32_BR2_SUB (insn) == N32_BR2_BEQZ
9502 || N32_BR2_SUB (insn) == N32_BR2_BNEZ)
35c08157 9503 {
1c8f6a4d 9504 if (N32_IS_RT3 (insn))
35c08157 9505 {
1c8f6a4d
KLC
9506 /* Insn can be contracted to 16-bit. */
9507 comp_insn16 =
9508 (comp_insn & 0x10000) ? INSN_BNEZ38 : INSN_BEQZ38;
9509 comp_insn16 |= (N32_RT5 (insn) & 0x7) << 8;
9510 }
9511 else if (N32_RT5 (insn) == REG_R15)
9512 {
9513 /* Insn can be contracted to 16-bit. */
9514 comp_insn16 =
9515 (comp_insn & 0x10000) ? INSN_BNES38 : INSN_BEQS38;
35c08157 9516 }
35c08157
KLC
9517 }
9518 }
1c8f6a4d
KLC
9519 }
9520 else
9521 {
9522 switch ((insn16 & 0xf000) >> 12)
35c08157 9523 {
1c8f6a4d
KLC
9524 case 0xc:
9525 /* beqz38 or bnez38 */
9526 comp_insn16 = (insn16 ^ 0x0800) & 0xff00;
9527 comp_insn = (comp_insn16 & 0x0800) ? INSN_BNEZ : INSN_BEQZ;
9528 comp_insn |= ((comp_insn16 & 0x0700) >> 8) << 20;
9529 break;
35c08157 9530
1c8f6a4d
KLC
9531 case 0xd:
9532 /* beqs38 or bnes38 */
9533 comp_insn16 = (insn16 ^ 0x0800) & 0xff00;
9534 comp_insn = (comp_insn16 & 0x0800) ? INSN_BNE : INSN_BEQ;
9535 comp_insn |= (((comp_insn16 & 0x0700) >> 8) << 20)
9536 | (REG_R5 << 15);
9537 break;
35c08157 9538
1c8f6a4d
KLC
9539 case 0xe:
9540 /* beqzS8 or bnezS8 */
9541 comp_insn16 = (insn16 ^ 0x0100) & 0xff00;
9542 comp_insn = (comp_insn16 & 0x0100) ? INSN_BNEZ : INSN_BEQZ;
9543 comp_insn |= REG_R15 << 20;
9544 break;
35c08157 9545
1c8f6a4d
KLC
9546 default:
9547 break;
9548 }
9549 }
9550 if (comp_insn && re_insn)
9551 *re_insn = comp_insn;
9552 if (comp_insn16 && re_insn16)
9553 *re_insn16 = comp_insn16;
9554}
35c08157 9555
1c8f6a4d 9556/* Relax LONGJUMP2 relocation for nds32_elf_relax_section. */
35c08157 9557
1c8f6a4d
KLC
9558static bfd_boolean
9559nds32_elf_relax_longjump2 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
9560 Elf_Internal_Rela *internal_relocs, int *insn_len,
9561 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
9562 Elf_Internal_Shdr *symtab_hdr)
9563{
9564 /* There are 3 variations for LONGJUMP2
9565 case 2-4; 1st insn convertible, 16-bit on,
9566 optimize off or optimize for space
9567 bnes38 rt, ra, $1 ; LONGJUMP2
9568 j label ; 25_PCREL
9569 $1:
9570
9571 case 4-4; 1st insn not convertible
9572 bne rt, ra, $1 ; LONGJUMP2
9573 j label ; 25_PCREL
9574 $1:
9575
9576 case 4-4; 1st insn convertible, 16-bit on, optimize for speed
9577 bne rt, ra, $1 ; LONGJUMP2
9578 j label ; 25_PCREL
9579 $1: */
9580
9581 /* Get the reloc for the address from which the register is
9582 being loaded. This reloc will tell us which function is
9583 actually being called. */
9584
9585 bfd_vma laddr;
9586 int seq_len; /* Original length of instruction sequence. */
9587 Elf_Internal_Rela *i2_irelfn, *cond_irelfn, *irelend;
9588 int pic_ext_target = 0, first_size;
9589 unsigned int i;
9590 bfd_signed_vma foff;
9591 uint32_t insn, re_insn = 0;
9592 uint16_t insn16, re_insn16 = 0;
9593 unsigned long reloc, cond_reloc;
35c08157 9594
1c8f6a4d
KLC
9595 enum elf_nds32_reloc_type checked_types[] =
9596 { R_NDS32_15_PCREL_RELA, R_NDS32_9_PCREL_RELA };
35c08157 9597
1c8f6a4d
KLC
9598 irelend = internal_relocs + sec->reloc_count;
9599 seq_len = GET_SEQ_LEN (irel->r_addend);
9600 laddr = irel->r_offset;
9601 *insn_len = seq_len;
9602 first_size = (seq_len == 6) ? 2 : 4;
9603
9604 i2_irelfn =
9605 find_relocs_at_address_addr (irel, internal_relocs,
9606 irelend, R_NDS32_25_PCREL_RELA,
9607 laddr + first_size);
9608
9609 for (i = 0; i < sizeof (checked_types) / sizeof(checked_types[0]); i++)
9610 {
9611 cond_irelfn =
9612 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9613 checked_types[i], laddr);
9614 if (cond_irelfn != irelend)
9615 break;
9616 }
35c08157 9617
1c8f6a4d
KLC
9618 if (i2_irelfn == irelend || cond_irelfn == irelend)
9619 {
9620 (*_bfd_error_handler)
9621 ("%B: warning: R_NDS32_LONGJUMP2 points to unrecognized"
9622 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
9623 return FALSE;
9624 }
35c08157 9625
1c8f6a4d
KLC
9626 /* Get the value of the symbol referred to by the reloc. */
9627 foff =
9628 calculate_offset (abfd, sec, i2_irelfn, isymbuf, symtab_hdr,
9629 &pic_ext_target);
9630 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_16BIT_S1
9631 || foff >= CONSERVATIVE_16BIT_S1)
9632 return FALSE;
35c08157 9633
1c8f6a4d
KLC
9634 /* Get the all corresponding instructions. */
9635 if (first_size == 4)
9636 {
9637 insn = bfd_getb32 (contents + laddr);
9638 nds32_elf_convert_branch (0, insn, &re_insn16, &re_insn);
9639 }
9640 else
9641 {
9642 insn16 = bfd_getb16 (contents + laddr);
9643 nds32_elf_convert_branch (insn16, 0, &re_insn16, &re_insn);
9644 }
35c08157 9645
1c8f6a4d
KLC
9646 if (re_insn16 && foff >= -(ACCURATE_8BIT_S1 - first_size)
9647 && foff < ACCURATE_8BIT_S1 - first_size)
9648 {
9649 if (first_size == 4)
9650 {
9651 /* Don't convert it to 16-bit now, keep this as relaxable for
9652 ``label reloc; INSN16''. */
35c08157 9653
1c8f6a4d
KLC
9654 /* Save comp_insn32 to buffer. */
9655 bfd_putb32 (re_insn, contents + irel->r_offset);
9656 *insn_len = 4;
9657 reloc = (N32_OP6 (re_insn) == N32_OP6_BR1) ?
9658 R_NDS32_15_PCREL_RELA : R_NDS32_17_PCREL_RELA;
9659 cond_reloc = R_NDS32_INSN16;
9660 }
9661 else
9662 {
9663 bfd_putb16 (re_insn16, contents + irel->r_offset);
9664 *insn_len = 2;
9665 reloc = R_NDS32_9_PCREL_RELA;
9666 cond_reloc = R_NDS32_NONE;
9667 }
9668 }
9669 else if (N32_OP6 (re_insn) == N32_OP6_BR1
9670 && (foff >= -(ACCURATE_14BIT_S1 - first_size)
9671 && foff < ACCURATE_14BIT_S1 - first_size))
9672 {
9673 /* beqs label ; 15_PCREL */
9674 bfd_putb32 (re_insn, contents + irel->r_offset);
9675 *insn_len = 4;
9676 reloc = R_NDS32_15_PCREL_RELA;
9677 cond_reloc = R_NDS32_NONE;
9678 }
9679 else if (N32_OP6 (re_insn) == N32_OP6_BR2
9680 && foff >= -CONSERVATIVE_16BIT_S1
9681 && foff < CONSERVATIVE_16BIT_S1)
9682 {
9683 /* beqz label ; 17_PCREL */
9684 bfd_putb32 (re_insn, contents + irel->r_offset);
9685 *insn_len = 4;
9686 reloc = R_NDS32_17_PCREL_RELA;
9687 cond_reloc = R_NDS32_NONE;
9688 }
9689 else
9690 return FALSE;
35c08157 9691
1c8f6a4d
KLC
9692 /* Set all relocations. */
9693 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (i2_irelfn->r_info), reloc);
9694 irel->r_addend = i2_irelfn->r_addend;
35c08157 9695
1c8f6a4d
KLC
9696 cond_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (cond_irelfn->r_info),
9697 cond_reloc);
9698 cond_irelfn->r_addend = 0;
35c08157 9699
1c8f6a4d
KLC
9700 if ((seq_len ^ *insn_len ) & 0x2)
9701 {
9702 insn16 = NDS32_NOP16;
9703 bfd_putb16 (insn16, contents + irel->r_offset + 4);
9704 i2_irelfn->r_offset = 4;
9705 i2_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (i2_irelfn->r_info),
9706 R_NDS32_INSN16);
9707 i2_irelfn->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
9708 *insn_len += 2;
9709 }
9710 else
9711 i2_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (i2_irelfn->r_info),
9712 R_NDS32_NONE);
9713 return TRUE;
9714}
35c08157 9715
1c8f6a4d 9716/* Relax LONGJUMP3 relocation for nds32_elf_relax_section. */
35c08157 9717
1c8f6a4d
KLC
9718static bfd_boolean
9719nds32_elf_relax_longjump3 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
9720 Elf_Internal_Rela *internal_relocs, int *insn_len,
9721 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
9722 Elf_Internal_Shdr *symtab_hdr)
9723{
9724 /* There are 5 variations for LONGJUMP3
9725 case 1: 2-4-4-2; 1st insn convertible, 16-bit on,
9726 optimize off or optimize for space
9727 bnes38 rt, ra, $1 ; LONGJUMP3
9728 sethi ta, hi20(symbol) ; HI20
9729 ori ta, ta, lo12(symbol) ; LO12S0
9730 jr5 ta ;
9731 $1: ;
9732
9733 case 2: 2-4-4-2; 1st insn convertible, 16-bit on, optimize for speed
9734 bnes38 rt, ra, $1 ; LONGJUMP3
9735 sethi ta, hi20(symbol) ; HI20
9736 ori ta, ta, lo12(symbol) ; LO12S0
9737 jr5 ta ;
9738 $1: ; LABEL
9739
9740 case 3: 4-4-4-2; 1st insn not convertible, 16-bit on,
9741 optimize off or optimize for space
9742 bne rt, ra, $1 ; LONGJUMP3
9743 sethi ta, hi20(symbol) ; HI20
9744 ori ta, ta, lo12(symbol) ; LO12S0
9745 jr5 ta ;
9746 $1: ;
9747
9748 case 4: 4-4-4-4; 1st insn don't care, 16-bit off, optimize don't care
9749 16-bit off if no INSN16
9750 bne rt, ra, $1 ; LONGJUMP3
9751 sethi ta, hi20(symbol) ; HI20
9752 ori ta, ta, lo12(symbol) ; LO12S0
9753 jr ta ;
9754 $1: ;
9755
9756 case 5: 4-4-4-4; 1st insn not convertible, 16-bit on, optimize for speed
9757 16-bit off if no INSN16
9758 bne rt, ra, $1 ; LONGJUMP3
9759 sethi ta, hi20(symbol) ; HI20
9760 ori ta, ta, lo12(symbol) ; LO12S0
9761 jr ta ;
9762 $1: ; LABEL */
9763
9764 /* Get the reloc for the address from which the register is
9765 being loaded. This reloc will tell us which function is
9766 actually being called. */
9767 enum elf_nds32_reloc_type checked_types[] =
9768 { R_NDS32_15_PCREL_RELA, R_NDS32_9_PCREL_RELA };
9769
9770 int reloc_off = 0, cond_removed = 0, convertible;
9771 bfd_vma laddr;
9772 int seq_len; /* Original length of instruction sequence. */
9773 Elf_Internal_Rela *hi_irelfn, *lo_irelfn, *cond_irelfn, *irelend;
9774 int pic_ext_target = 0, first_size;
9775 unsigned int i;
9776 bfd_signed_vma foff;
9777 uint32_t insn, re_insn = 0;
9778 uint16_t insn16, re_insn16 = 0;
9779 unsigned long reloc, cond_reloc;
35c08157 9780
1c8f6a4d
KLC
9781 irelend = internal_relocs + sec->reloc_count;
9782 seq_len = GET_SEQ_LEN (irel->r_addend);
9783 laddr = irel->r_offset;
9784 *insn_len = seq_len;
35c08157 9785
1c8f6a4d 9786 convertible = IS_1ST_CONVERT (irel->r_addend);
35c08157 9787
1c8f6a4d
KLC
9788 if (convertible)
9789 first_size = 2;
9790 else
9791 first_size = 4;
9792
9793 /* Get all needed relocations. */
9794 hi_irelfn =
9795 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9796 R_NDS32_HI20_RELA, laddr + first_size);
9797 lo_irelfn =
9798 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9799 R_NDS32_LO12S0_ORI_RELA,
9800 laddr + first_size + 4);
9801
9802 for (i = 0; i < sizeof (checked_types) / sizeof (checked_types[0]); i++)
9803 {
9804 cond_irelfn =
9805 find_relocs_at_address_addr (irel, internal_relocs, irelend,
9806 checked_types[i], laddr);
9807 if (cond_irelfn != irelend)
9808 break;
9809 }
35c08157 9810
1c8f6a4d
KLC
9811 if (hi_irelfn == irelend || lo_irelfn == irelend || cond_irelfn == irelend)
9812 {
9813 (*_bfd_error_handler)
9814 ("%B: warning: R_NDS32_LONGJUMP3 points to unrecognized"
9815 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
9816 return FALSE;
9817 }
35c08157 9818
1c8f6a4d
KLC
9819 /* Get the value of the symbol referred to by the reloc. */
9820 foff = calculate_offset (abfd, sec, hi_irelfn, isymbuf, symtab_hdr,
9821 &pic_ext_target);
35c08157 9822
1c8f6a4d
KLC
9823 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_24BIT_S1
9824 || foff >= CONSERVATIVE_24BIT_S1)
9825 return FALSE;
35c08157 9826
1c8f6a4d
KLC
9827 /* Get the all corresponding instructions. */
9828 if (first_size == 4)
9829 {
9830 insn = bfd_getb32 (contents + laddr);
9831 nds32_elf_convert_branch (0, insn, &re_insn16, &re_insn);
9832 }
9833 else
9834 {
9835 insn16 = bfd_getb16 (contents + laddr);
9836 nds32_elf_convert_branch (insn16, 0, &re_insn16, &re_insn);
9837 }
35c08157 9838
1c8f6a4d
KLC
9839 /* For simplicity of coding, we are going to modify the section
9840 contents, the section relocs, and the BFD symbol table. We
9841 must tell the rest of the code not to free up this
9842 information. It would be possible to instead create a table
9843 of changes which have to be made, as is done in coff-mips.c;
9844 that would be more work, but would require less memory when
9845 the linker is run. */
35c08157 9846
1c8f6a4d
KLC
9847 if (re_insn16 && foff >= -ACCURATE_8BIT_S1 - first_size
9848 && foff < ACCURATE_8BIT_S1 - first_size)
9849 {
9850 if (!(seq_len & 0x2))
9851 {
9852 /* Don't convert it to 16-bit now, keep this as relaxable
9853 for ``label reloc; INSN1a''6. */
9854 /* Save comp_insn32 to buffer. */
9855 bfd_putb32 (re_insn, contents + irel->r_offset);
9856 *insn_len = 4;
9857 reloc = (N32_OP6 (re_insn) == N32_OP6_BR1) ?
9858 R_NDS32_15_PCREL_RELA : R_NDS32_17_PCREL_RELA;
9859 cond_reloc = R_NDS32_INSN16;
9860 }
9861 else
9862 {
9863 /* Not optimize for speed; convert sequence to 16-bit. */
9864 /* Save comp_insn16 to buffer. */
9865 bfd_putb16 (re_insn16, contents + irel->r_offset);
9866 *insn_len = 2;
9867 reloc = R_NDS32_9_PCREL_RELA;
9868 cond_reloc = R_NDS32_NONE;
9869 }
9870 cond_removed = 1;
9871 }
9872 else if (N32_OP6 (re_insn) == N32_OP6_BR1
9873 && (foff >= -(ACCURATE_14BIT_S1 - first_size)
9874 && foff < ACCURATE_14BIT_S1 - first_size))
9875 {
9876 /* beqs label ; 15_PCREL */
9877 bfd_putb32 (re_insn, contents + irel->r_offset);
9878 *insn_len = 4;
9879 reloc = R_NDS32_15_PCREL_RELA;
9880 cond_reloc = R_NDS32_NONE;
9881 cond_removed = 1;
9882 }
9883 else if (N32_OP6 (re_insn) == N32_OP6_BR2
9884 && foff >= -CONSERVATIVE_16BIT_S1
9885 && foff < CONSERVATIVE_16BIT_S1)
9886 {
9887 /* beqz label ; 17_PCREL */
9888 bfd_putb32 (re_insn, contents + irel->r_offset);
9889 *insn_len = 4;
9890 reloc = R_NDS32_17_PCREL_RELA;
9891 cond_reloc = R_NDS32_NONE;
9892 cond_removed = 1;
9893 }
9894 else if (foff >= -CONSERVATIVE_24BIT_S1 - reloc_off
9895 && foff < CONSERVATIVE_24BIT_S1 - reloc_off)
9896 {
9897 /* Relax to one of the following 3 variations
9898
9899 case 2-4; 1st insn convertible, 16-bit on, optimize off or optimize
9900 for space
9901 bnes38 rt, $1 ; LONGJUMP2
9902 j label ; 25_PCREL
9903 $1
9904
9905 case 4-4; 1st insn not convertible, others don't care
9906 bne rt, ra, $1 ; LONGJUMP2
9907 j label ; 25_PCREL
9908 $1
9909
9910 case 4-4; 1st insn convertible, 16-bit on, optimize for speed
9911 bne rt, ra, $1 ; LONGJUMP2
9912 j label ; 25_PCREL
9913 $1 */
9914
9915 /* Offset for first instruction. */
9916
9917 /* Use j label as second instruction. */
9918 *insn_len = 4 + first_size;
9919 insn = INSN_J;
9920 bfd_putb32 (insn, contents + hi_irelfn->r_offset);
9921 reloc = R_NDS32_LONGJUMP2;
9922 cond_reloc = R_NDS32_25_PLTREL;
9923 }
9924 else
9925 return FALSE;
35c08157 9926
1c8f6a4d
KLC
9927 if (cond_removed == 1)
9928 {
9929 /* Set all relocations. */
9930 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), reloc);
9931 irel->r_addend = hi_irelfn->r_addend;
9932
9933 cond_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (cond_irelfn->r_info),
9934 cond_reloc);
9935 cond_irelfn->r_addend = 0;
9936 hi_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info),
9937 R_NDS32_NONE);
9938 }
9939 else
9940 {
9941 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), reloc);
9942 irel->r_addend = irel->r_addend;
9943 hi_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info),
9944 cond_reloc);
9945 }
35c08157 9946
1c8f6a4d
KLC
9947 if ((seq_len ^ *insn_len ) & 0x2)
9948 {
9949 insn16 = NDS32_NOP16;
9950 bfd_putb16 (insn16, contents + irel->r_offset + *insn_len);
9951 lo_irelfn->r_offset = *insn_len;
9952 lo_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info),
9953 R_NDS32_INSN16);
9954 lo_irelfn->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
9955 *insn_len += 2;
9956 }
9957 else
9958 lo_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info),
9959 R_NDS32_NONE);
9960 return TRUE;
9961}
35c08157 9962
1c8f6a4d 9963/* Relax LONGCALL4 relocation for nds32_elf_relax_section. */
35c08157 9964
1c8f6a4d
KLC
9965static bfd_boolean
9966nds32_elf_relax_longcall4 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
9967 Elf_Internal_Rela *internal_relocs, int *insn_len,
9968 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
9969 Elf_Internal_Shdr *symtab_hdr)
9970{
9971 /* The pattern for LONGCALL4. Support for function cse.
9972 sethi ta, hi20(symbol) ; LONGCALL4/HI20
9973 ori ta, ta, lo12(symbol) ; LO12S0_ORI/PTR
9974 jral ta ; PTR_RES/EMPTY/INSN16 */
35c08157 9975
1c8f6a4d
KLC
9976 bfd_vma laddr;
9977 uint32_t insn;
9978 Elf_Internal_Rela *hi_irel, *ptr_irel, *insn_irel, *em_irel, *call_irel;
9979 Elf_Internal_Rela *irelend;
9980 int pic_ext_target = 0;
9981 bfd_signed_vma foff;
35c08157 9982
1c8f6a4d
KLC
9983 irelend = internal_relocs + sec->reloc_count;
9984 laddr = irel->r_offset;
35c08157 9985
1c8f6a4d
KLC
9986 /* Get the reloc for the address from which the register is
9987 being loaded. This reloc will tell us which function is
9988 actually being called. */
9989 hi_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
9990 R_NDS32_HI20_RELA, laddr);
35c08157 9991
1c8f6a4d
KLC
9992 if (hi_irel == irelend)
9993 {
9994 (*_bfd_error_handler)
9995 ("%B: warning: R_NDS32_LONGCALL4 points to unrecognized"
9996 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
9997 return FALSE;
9998 }
35c08157 9999
1c8f6a4d
KLC
10000 /* Get the value of the symbol referred to by the reloc. */
10001 foff = calculate_offset (abfd, sec, hi_irel, isymbuf, symtab_hdr,
10002 &pic_ext_target);
35c08157 10003
1c8f6a4d
KLC
10004 /* This condition only happened when symbol is undefined. */
10005 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_24BIT_S1
10006 || foff >= CONSERVATIVE_24BIT_S1)
10007 return FALSE;
35c08157 10008
1c8f6a4d
KLC
10009 /* Relax to: jal symbol; 25_PCREL */
10010 /* For simplicity of coding, we are going to modify the section
10011 contents, the section relocs, and the BFD symbol table. We
10012 must tell the rest of the code not to free up this
10013 information. It would be possible to instead create a table
10014 of changes which have to be made, as is done in coff-mips.c;
10015 that would be more work, but would require less memory when
10016 the linker is run. */
35c08157 10017
1c8f6a4d
KLC
10018 ptr_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10019 R_NDS32_PTR_RESOLVED, irel->r_addend);
10020 em_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10021 R_NDS32_EMPTY, irel->r_addend);
35c08157 10022
1c8f6a4d
KLC
10023 if (ptr_irel == irelend || em_irel == irelend)
10024 {
10025 (*_bfd_error_handler)
10026 ("%B: warning: R_NDS32_LONGCALL4 points to unrecognized"
10027 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10028 return FALSE;
10029 }
10030 /* Check these is enough space to insert jal in R_NDS32_EMPTY. */
10031 insn = bfd_getb32 (contents + irel->r_addend);
10032 if (insn & 0x80000000)
10033 return FALSE;
35c08157 10034
1c8f6a4d
KLC
10035 /* Replace the long call with a jal. */
10036 em_irel->r_info = ELF32_R_INFO (ELF32_R_SYM (em_irel->r_info),
10037 R_NDS32_25_PCREL_RELA);
10038 ptr_irel->r_addend = 1;
35c08157 10039
1c8f6a4d
KLC
10040 /* We don't resolve this here but resolve it in relocate_section. */
10041 insn = INSN_JAL;
10042 bfd_putb32 (insn, contents + em_irel->r_offset);
35c08157 10043
1c8f6a4d
KLC
10044 irel->r_info =
10045 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
35c08157 10046
1c8f6a4d
KLC
10047 /* If there is function cse, HI20 can not remove now. */
10048 call_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10049 R_NDS32_LONGCALL4, laddr);
10050 if (call_irel == irelend)
10051 {
10052 *insn_len = 0;
10053 hi_irel->r_info =
10054 ELF32_R_INFO (ELF32_R_SYM (hi_irel->r_info), R_NDS32_NONE);
10055 }
35c08157 10056
1c8f6a4d
KLC
10057 insn_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10058 R_NDS32_INSN16, irel->r_addend);
10059 if (insn_irel != irelend)
10060 insn_irel->r_info =
10061 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
35c08157 10062
1c8f6a4d
KLC
10063 return TRUE;
10064}
35c08157 10065
1c8f6a4d 10066/* Relax LONGCALL5 relocation for nds32_elf_relax_section. */
35c08157 10067
1c8f6a4d
KLC
10068static bfd_boolean
10069nds32_elf_relax_longcall5 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
10070 Elf_Internal_Rela *internal_relocs, int *insn_len,
10071 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
10072 Elf_Internal_Shdr *symtab_hdr)
10073{
10074 /* The pattern for LONGCALL5.
10075 bltz rt, .L1 ; LONGCALL5/17_PCREL
10076 jal symbol ; 25_PCREL
10077 .L1: */
35c08157 10078
1c8f6a4d
KLC
10079 bfd_vma laddr;
10080 uint32_t insn;
10081 Elf_Internal_Rela *cond_irel, *irelend;
10082 int pic_ext_target = 0;
10083 bfd_signed_vma foff;
35c08157 10084
1c8f6a4d
KLC
10085 irelend = internal_relocs + sec->reloc_count;
10086 laddr = irel->r_offset;
10087 insn = bfd_getb32 (contents + laddr);
35c08157 10088
1c8f6a4d
KLC
10089 /* Get the reloc for the address from which the register is
10090 being loaded. This reloc will tell us which function is
10091 actually being called. */
10092 cond_irel =
10093 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10094 R_NDS32_25_PCREL_RELA, irel->r_addend);
10095 if (cond_irel == irelend)
10096 {
10097 (*_bfd_error_handler)
10098 ("%B: warning: R_NDS32_LONGCALL5 points to unrecognized"
10099 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10100 return FALSE;
10101 }
35c08157 10102
1c8f6a4d
KLC
10103 /* Get the value of the symbol referred to by the reloc. */
10104 foff = calculate_offset (abfd, sec, cond_irel, isymbuf, symtab_hdr,
10105 &pic_ext_target);
35c08157 10106
1c8f6a4d
KLC
10107 if (foff == 0 || foff < -CONSERVATIVE_16BIT_S1
10108 || foff >= CONSERVATIVE_16BIT_S1)
10109 return FALSE;
35c08157 10110
1c8f6a4d
KLC
10111 /* Relax to bgezal rt, label ; 17_PCREL
10112 or bltzal rt, label ; 17_PCREL */
35c08157 10113
1c8f6a4d
KLC
10114 /* Convert to complimentary conditional call. */
10115 insn = CONVERT_CONDITION_CALL (insn);
35c08157 10116
1c8f6a4d
KLC
10117 /* For simplicity of coding, we are going to modify the section
10118 contents, the section relocs, and the BFD symbol table. We
10119 must tell the rest of the code not to free up this
10120 information. It would be possible to instead create a table
10121 of changes which have to be made, as is done in coff-mips.c;
10122 that would be more work, but would require less memory when
10123 the linker is run. */
35c08157 10124
1c8f6a4d
KLC
10125 /* Modify relocation and contents. */
10126 cond_irel->r_info =
10127 ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info), R_NDS32_17_PCREL_RELA);
35c08157 10128
1c8f6a4d
KLC
10129 /* Replace the long call with a bgezal. */
10130 bfd_putb32 (insn, contents + cond_irel->r_offset);
10131 *insn_len = 0;
35c08157 10132
1c8f6a4d
KLC
10133 /* Clean unnessary relocations. */
10134 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
35c08157 10135
1c8f6a4d
KLC
10136 cond_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10137 R_NDS32_17_PCREL_RELA, laddr);
10138 cond_irel->r_info =
10139 ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info), R_NDS32_NONE);
35c08157 10140
1c8f6a4d
KLC
10141 return TRUE;
10142}
35c08157 10143
1c8f6a4d 10144/* Relax LONGCALL6 relocation for nds32_elf_relax_section. */
35c08157 10145
1c8f6a4d
KLC
10146static bfd_boolean
10147nds32_elf_relax_longcall6 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
10148 Elf_Internal_Rela *internal_relocs, int *insn_len,
10149 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
10150 Elf_Internal_Shdr *symtab_hdr)
10151{
10152 /* The pattern for LONGCALL6.
10153 bltz rt, .L1 ; LONGCALL6/17_PCREL
10154 sethi ta, hi20(symbol) ; HI20/PTR
10155 ori ta, ta, lo12(symbol) ; LO12S0_ORI/PTR
10156 jral ta ; PTR_RES/EMPTY/INSN16
10157 .L1 */
10158
10159 bfd_vma laddr;
10160 uint32_t insn;
10161 Elf_Internal_Rela *em_irel, *cond_irel, *irelend;
10162 int pic_ext_target = 0;
10163 bfd_signed_vma foff;
35c08157 10164
1c8f6a4d
KLC
10165 irelend = internal_relocs + sec->reloc_count;
10166 laddr = irel->r_offset;
35c08157 10167
1c8f6a4d
KLC
10168 /* Get the reloc for the address from which the register is
10169 being loaded. This reloc will tell us which function is
10170 actually being called. */
10171 em_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10172 R_NDS32_EMPTY, irel->r_addend);
35c08157 10173
1c8f6a4d
KLC
10174 if (em_irel == irelend)
10175 {
10176 (*_bfd_error_handler)
10177 ("%B: warning: R_NDS32_LONGCALL6 points to unrecognized"
10178 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10179 return FALSE;
10180 }
35c08157 10181
1c8f6a4d
KLC
10182 /* Get the value of the symbol referred to by the reloc. */
10183 foff = calculate_offset (abfd, sec, em_irel, isymbuf, symtab_hdr,
10184 &pic_ext_target);
35c08157 10185
1c8f6a4d
KLC
10186 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_24BIT_S1
10187 || foff >= CONSERVATIVE_24BIT_S1)
10188 return FALSE;
35c08157 10189
1c8f6a4d
KLC
10190 /* Check these is enough space to insert jal in R_NDS32_EMPTY. */
10191 insn = bfd_getb32 (contents + irel->r_addend);
10192 if (insn & 0x80000000)
10193 return FALSE;
35c08157 10194
1c8f6a4d
KLC
10195 insn = bfd_getb32 (contents + laddr);
10196 if (foff >= -CONSERVATIVE_16BIT_S1 && foff < CONSERVATIVE_16BIT_S1)
10197 {
10198 /* Relax to bgezal rt, label ; 17_PCREL
10199 or bltzal rt, label ; 17_PCREL */
35c08157 10200
1c8f6a4d
KLC
10201 /* Convert to complimentary conditional call. */
10202 *insn_len = 0;
10203 insn = CONVERT_CONDITION_CALL (insn);
10204 bfd_putb32 (insn, contents + em_irel->r_offset);
10205
10206 em_irel->r_info =
10207 ELF32_R_INFO (ELF32_R_SYM (em_irel->r_info), R_NDS32_17_PCREL_RELA);
10208
10209 /* Set resolved relocation. */
10210 cond_irel =
10211 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10212 R_NDS32_PTR_RESOLVED, irel->r_addend);
10213 if (cond_irel == irelend)
35c08157 10214 {
1c8f6a4d
KLC
10215 (*_bfd_error_handler)
10216 ("%B: warning: R_NDS32_LONGCALL6 points to unrecognized"
10217 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10218 return FALSE;
10219 }
10220 cond_irel->r_addend = 1;
35c08157 10221
1c8f6a4d 10222 /* Clear relocations. */
35c08157 10223
1c8f6a4d
KLC
10224 irel->r_info =
10225 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
35c08157 10226
1c8f6a4d
KLC
10227 cond_irel =
10228 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10229 R_NDS32_17_PCREL_RELA, laddr);
10230 if (cond_irel != irelend)
10231 cond_irel->r_info =
10232 ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info), R_NDS32_NONE);
35c08157 10233
1c8f6a4d
KLC
10234 cond_irel =
10235 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10236 R_NDS32_INSN16, irel->r_addend);
10237 if (cond_irel != irelend)
10238 cond_irel->r_info =
10239 ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info), R_NDS32_NONE);
35c08157 10240
1c8f6a4d
KLC
10241 }
10242 else if (foff >= -CONSERVATIVE_24BIT_S1 && foff < CONSERVATIVE_24BIT_S1)
10243 {
10244 /* Relax to the following instruction sequence
10245 bltz rt, .L1 ; LONGCALL2/17_PCREL
10246 jal symbol ; 25_PCREL/PTR_RES
10247 .L1 */
10248 *insn_len = 4;
10249 /* Convert instruction. */
10250 insn = INSN_JAL;
10251 bfd_putb32 (insn, contents + em_irel->r_offset);
35c08157 10252
1c8f6a4d
KLC
10253 /* Convert relocations. */
10254 em_irel->r_info = ELF32_R_INFO (ELF32_R_SYM (em_irel->r_info),
10255 R_NDS32_25_PCREL_RELA);
10256 irel->r_info =
10257 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_LONGCALL5);
35c08157 10258
1c8f6a4d
KLC
10259 /* Set resolved relocation. */
10260 cond_irel =
10261 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10262 R_NDS32_PTR_RESOLVED, irel->r_addend);
10263 if (cond_irel == irelend)
10264 {
10265 (*_bfd_error_handler)
10266 ("%B: warning: R_NDS32_LONGCALL6 points to unrecognized"
10267 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10268 return FALSE;
10269 }
10270 cond_irel->r_addend = 1;
35c08157 10271
1c8f6a4d
KLC
10272 cond_irel =
10273 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10274 R_NDS32_INSN16, irel->r_addend);
10275 if (cond_irel != irelend)
10276 cond_irel->r_info =
10277 ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info), R_NDS32_NONE);
10278 }
10279 return TRUE;
10280}
35c08157 10281
1c8f6a4d 10282/* Relax LONGJUMP4 relocation for nds32_elf_relax_section. */
35c08157 10283
1c8f6a4d
KLC
10284static bfd_boolean
10285nds32_elf_relax_longjump4 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
10286 Elf_Internal_Rela *internal_relocs, int *insn_len,
10287 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
10288 Elf_Internal_Shdr *symtab_hdr)
10289{
10290 /* The pattern for LONGJUMP4.
10291 sethi ta, hi20(symbol) ; LONGJUMP4/HI20
10292 ori ta, ta, lo12(symbol) ; LO12S0_ORI/PTR
10293 jr ta ; PTR_RES/INSN16/EMPTY */
10294
10295 bfd_vma laddr;
10296 int seq_len; /* Original length of instruction sequence. */
10297 uint32_t insn;
10298 Elf_Internal_Rela *hi_irel, *ptr_irel, *em_irel, *call_irel, *irelend;
10299 int pic_ext_target = 0;
10300 bfd_signed_vma foff;
35c08157 10301
1c8f6a4d
KLC
10302 irelend = internal_relocs + sec->reloc_count;
10303 seq_len = GET_SEQ_LEN (irel->r_addend);
10304 laddr = irel->r_offset;
10305 *insn_len = seq_len;
35c08157 10306
1c8f6a4d
KLC
10307 /* Get the reloc for the address from which the register is
10308 being loaded. This reloc will tell us which function is
10309 actually being called. */
35c08157 10310
1c8f6a4d
KLC
10311 hi_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10312 R_NDS32_HI20_RELA, laddr);
35c08157 10313
1c8f6a4d
KLC
10314 if (hi_irel == irelend)
10315 {
10316 (*_bfd_error_handler)
10317 ("%B: warning: R_NDS32_LONGJUMP4 points to unrecognized"
10318 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10319 return FALSE;
10320 }
35c08157 10321
1c8f6a4d
KLC
10322 /* Get the value of the symbol referred to by the reloc. */
10323 foff = calculate_offset (abfd, sec, hi_irel, isymbuf, symtab_hdr,
10324 &pic_ext_target);
35c08157 10325
1c8f6a4d
KLC
10326 if (pic_ext_target || foff == 0 || foff >= CONSERVATIVE_24BIT_S1
10327 || foff < -CONSERVATIVE_24BIT_S1)
10328 return FALSE;
35c08157 10329
1c8f6a4d
KLC
10330 /* Convert it to "j label", it may be converted to j8 in the final
10331 pass of relaxation. Therefore, we do not consider this currently. */
10332 ptr_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10333 R_NDS32_PTR_RESOLVED, irel->r_addend);
10334 em_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10335 R_NDS32_EMPTY, irel->r_addend);
35c08157 10336
1c8f6a4d
KLC
10337 if (ptr_irel == irelend || em_irel == irelend)
10338 {
10339 (*_bfd_error_handler)
10340 ("%B: warning: R_NDS32_LONGJUMP4 points to unrecognized"
10341 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10342 return FALSE;
10343 }
35c08157 10344
1c8f6a4d
KLC
10345 em_irel->r_info =
10346 ELF32_R_INFO (ELF32_R_SYM (em_irel->r_info), R_NDS32_25_PCREL_RELA);
10347 ptr_irel->r_addend = 1;
35c08157 10348
1c8f6a4d
KLC
10349 /* Write instruction. */
10350 insn = INSN_J;
10351 bfd_putb32 (insn, contents + em_irel->r_offset);
35c08157 10352
1c8f6a4d
KLC
10353 /* Clear relocations. */
10354 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
35c08157 10355
1c8f6a4d
KLC
10356 /* If there is function cse, HI20 can not remove now. */
10357 call_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10358 R_NDS32_LONGJUMP4, laddr);
10359 if (call_irel == irelend)
10360 {
10361 *insn_len = 0;
10362 hi_irel->r_info =
10363 ELF32_R_INFO (ELF32_R_SYM (hi_irel->r_info), R_NDS32_NONE);
10364 }
35c08157 10365
1c8f6a4d
KLC
10366 return TRUE;
10367}
35c08157 10368
1c8f6a4d 10369/* Relax LONGJUMP5 relocation for nds32_elf_relax_section. */
35c08157 10370
1c8f6a4d
KLC
10371static bfd_boolean
10372nds32_elf_relax_longjump5 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
10373 Elf_Internal_Rela *internal_relocs, int *insn_len,
10374 int *seq_len, bfd_byte *contents,
10375 Elf_Internal_Sym *isymbuf,
10376 Elf_Internal_Shdr *symtab_hdr)
10377{
10378 /* There are 2 variations for LONGJUMP5
10379 case 2-4; 1st insn convertible, 16-bit on.
10380 bnes38 rt, ra, .L1 ; LONGJUMP5/9_PCREL/INSN16
10381 j label ; 25_PCREL/INSN16
10382 $1:
10383
10384 case 4-4; 1st insn not convertible
10385 bne rt, ra, .L1 ; LONGJUMP5/15_PCREL/INSN16
10386 j label ; 25_PCREL/INSN16
10387 .L1: */
10388
10389 bfd_vma laddr;
10390 Elf_Internal_Rela *cond_irel, *irelend;
10391 int pic_ext_target = 0;
10392 unsigned int i;
10393 bfd_signed_vma foff;
10394 uint32_t insn, re_insn = 0;
10395 uint16_t insn16, re_insn16 = 0;
10396 unsigned long reloc;
35c08157 10397
1c8f6a4d
KLC
10398 enum elf_nds32_reloc_type checked_types[] =
10399 { R_NDS32_17_PCREL_RELA, R_NDS32_15_PCREL_RELA,
10400 R_NDS32_9_PCREL_RELA, R_NDS32_INSN16 };
35c08157 10401
1c8f6a4d
KLC
10402 irelend = internal_relocs + sec->reloc_count;
10403 laddr = irel->r_offset;
35c08157 10404
1c8f6a4d
KLC
10405 /* Get the reloc for the address from which the register is
10406 being loaded. This reloc will tell us which function is
10407 actually being called. */
35c08157 10408
1c8f6a4d
KLC
10409 cond_irel =
10410 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10411 R_NDS32_25_PCREL_RELA, irel->r_addend);
10412 if (cond_irel == irelend)
10413 {
10414 (*_bfd_error_handler)
10415 ("%B: warning: R_NDS32_LONGJUMP5 points to unrecognized"
10416 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10417 return FALSE;
10418 }
35c08157 10419
1c8f6a4d
KLC
10420 /* Get the value of the symbol referred to by the reloc. */
10421 foff = calculate_offset (abfd, sec, cond_irel, isymbuf, symtab_hdr,
10422 &pic_ext_target);
35c08157 10423
1c8f6a4d
KLC
10424 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_16BIT_S1
10425 || foff >= CONSERVATIVE_16BIT_S1)
10426 return FALSE;
35c08157 10427
1c8f6a4d
KLC
10428 /* Get the all corresponding instructions. */
10429 insn = bfd_getb32 (contents + laddr);
10430 /* Check instruction size. */
10431 if (insn & 0x80000000)
10432 {
10433 *seq_len = 0;
10434 insn16 = insn >> 16;
10435 nds32_elf_convert_branch (insn16, 0, &re_insn16, &re_insn);
10436 }
10437 else
10438 nds32_elf_convert_branch (0, insn, &re_insn16, &re_insn);
35c08157 10439
1c8f6a4d
KLC
10440 if (N32_OP6 (re_insn) == N32_OP6_BR1
10441 && (foff >= -CONSERVATIVE_14BIT_S1 && foff < CONSERVATIVE_14BIT_S1))
10442 {
10443 /* beqs label ; 15_PCREL. */
10444 bfd_putb32 (re_insn, contents + cond_irel->r_offset);
10445 reloc = R_NDS32_15_PCREL_RELA;
10446 }
10447 else if (N32_OP6 (re_insn) == N32_OP6_BR2
10448 && foff >= -CONSERVATIVE_16BIT_S1 && foff < CONSERVATIVE_16BIT_S1)
10449 {
10450 /* beqz label ; 17_PCREL. */
10451 bfd_putb32 (re_insn, contents + cond_irel->r_offset);
10452 reloc = R_NDS32_17_PCREL_RELA;
10453 }
10454 else if ( N32_OP6 (re_insn) == N32_OP6_BR3
10455 && foff >= -CONSERVATIVE_8BIT_S1 && foff < CONSERVATIVE_8BIT_S1)
10456 {
10457 /* beqc label ; 9_PCREL. */
10458 bfd_putb32 (re_insn, contents + cond_irel->r_offset);
10459 reloc = R_NDS32_WORD_9_PCREL_RELA;
10460 }
10461 else
10462 return FALSE;
35c08157 10463
1c8f6a4d
KLC
10464 /* Set all relocations. */
10465 cond_irel->r_info = ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info), reloc);
35c08157 10466
1c8f6a4d
KLC
10467 /* Clean relocations. */
10468 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
10469 for (i = 0; i < sizeof (checked_types) / sizeof (checked_types[0]); i++)
10470 {
10471 cond_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10472 checked_types[i], laddr);
10473 if (cond_irel != irelend)
10474 {
10475 if (*seq_len == 0
10476 && (ELF32_R_TYPE (cond_irel->r_info) == R_NDS32_INSN16))
35c08157 10477 {
1c8f6a4d
KLC
10478 /* If the branch instruction is 2 byte, it cannot remove
10479 directly. Only convert it to nop16 and remove it after
10480 checking alignment issue. */
10481 insn16 = NDS32_NOP16;
10482 bfd_putb16 (insn16, contents + laddr);
10483 cond_irel->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
35c08157
KLC
10484 }
10485 else
1c8f6a4d
KLC
10486 cond_irel->r_info = ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info),
10487 R_NDS32_NONE);
35c08157 10488 }
1c8f6a4d
KLC
10489 }
10490 *insn_len = 0;
35c08157 10491
1c8f6a4d
KLC
10492 return TRUE;
10493}
35c08157 10494
1c8f6a4d 10495/* Relax LONGJUMP6 relocation for nds32_elf_relax_section. */
35c08157 10496
1c8f6a4d
KLC
10497static bfd_boolean
10498nds32_elf_relax_longjump6 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
10499 Elf_Internal_Rela *internal_relocs, int *insn_len,
10500 int *seq_len, bfd_byte *contents,
10501 Elf_Internal_Sym *isymbuf,
10502 Elf_Internal_Shdr *symtab_hdr)
10503{
10504 /* There are 5 variations for LONGJUMP6
10505 case : 2-4-4-4; 1st insn convertible, 16-bit on.
10506 bnes38 rt, ra, .L1 ; LONGJUMP6/15_PCREL/INSN16
10507 sethi ta, hi20(symbol) ; HI20/PTR
10508 ori ta, ta, lo12(symbol) ; LO12S0_ORI/PTR
10509 jr ta ; PTR_RES/INSN16/EMPTY
10510 .L1:
10511
10512 case : 4-4-4-4; 1st insn not convertible, 16-bit on.
10513 bne rt, ra, .L1 ; LONGJUMP6/15_PCREL/INSN16
10514 sethi ta, hi20(symbol) ; HI20/PTR
10515 ori ta, ta, lo12(symbol) ; LO12S0_ORI/PTR
10516 jr ta ; PTR_RES/INSN16/EMPTY
10517 .L1: */
10518
10519 enum elf_nds32_reloc_type checked_types[] =
10520 { R_NDS32_17_PCREL_RELA, R_NDS32_15_PCREL_RELA,
10521 R_NDS32_9_PCREL_RELA, R_NDS32_INSN16 };
10522
10523 int reloc_off = 0, cond_removed = 0;
10524 bfd_vma laddr;
10525 Elf_Internal_Rela *cond_irel, *em_irel, *irelend, *insn_irel;
10526 int pic_ext_target = 0;
10527 unsigned int i;
10528 bfd_signed_vma foff;
10529 uint32_t insn, re_insn = 0;
10530 uint16_t insn16, re_insn16 = 0;
10531 unsigned long reloc;
35c08157 10532
1c8f6a4d
KLC
10533 irelend = internal_relocs + sec->reloc_count;
10534 laddr = irel->r_offset;
35c08157 10535
1c8f6a4d
KLC
10536 /* Get the reloc for the address from which the register is
10537 being loaded. This reloc will tell us which function is
10538 actually being called. */
10539 em_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10540 R_NDS32_EMPTY, irel->r_addend);
35c08157 10541
1c8f6a4d
KLC
10542 if (em_irel == irelend)
10543 {
10544 (*_bfd_error_handler)
10545 ("%B: warning: R_NDS32_LONGJUMP6 points to unrecognized"
10546 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10547 return FALSE;
10548 }
35c08157 10549
1c8f6a4d
KLC
10550 /* Get the value of the symbol referred to by the reloc. */
10551 foff = calculate_offset (abfd, sec, em_irel, isymbuf, symtab_hdr,
10552 &pic_ext_target);
35c08157 10553
1c8f6a4d
KLC
10554 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_24BIT_S1
10555 || foff >= CONSERVATIVE_24BIT_S1)
10556 return FALSE;
35c08157 10557
1c8f6a4d
KLC
10558 insn = bfd_getb32 (contents + laddr);
10559 /* Check instruction size. */
10560 if (insn & 0x80000000)
10561 {
10562 *seq_len = 0;
10563 insn16 = insn >> 16;
10564 nds32_elf_convert_branch (insn16, 0, &re_insn16, &re_insn);
10565 }
10566 else
10567 nds32_elf_convert_branch (0, insn, &re_insn16, &re_insn);
35c08157 10568
1c8f6a4d
KLC
10569 /* For simplicity of coding, we are going to modify the section
10570 contents, the section relocs, and the BFD symbol table. We
10571 must tell the rest of the code not to free up this
10572 information. It would be possible to instead create a table
10573 of changes which have to be made, as is done in coff-mips.c;
10574 that would be more work, but would require less memory when
10575 the linker is run. */
35c08157 10576
1c8f6a4d
KLC
10577 if (N32_OP6 (re_insn) == N32_OP6_BR1
10578 && (foff >= -CONSERVATIVE_14BIT_S1 && foff < CONSERVATIVE_14BIT_S1))
10579 {
10580 /* beqs label ; 15_PCREL */
10581 bfd_putb32 (re_insn, contents + em_irel->r_offset);
10582 reloc = R_NDS32_15_PCREL_RELA;
10583 cond_removed = 1;
10584 }
10585 else if (N32_OP6 (re_insn) == N32_OP6_BR2
10586 && foff >= -CONSERVATIVE_16BIT_S1 && foff < CONSERVATIVE_16BIT_S1)
10587 {
10588 /* beqz label ; 17_PCREL */
10589 bfd_putb32 (re_insn, contents + em_irel->r_offset);
10590 reloc = R_NDS32_17_PCREL_RELA;
10591 cond_removed = 1;
10592 }
10593 else if (foff >= -CONSERVATIVE_24BIT_S1 - reloc_off
10594 && foff < CONSERVATIVE_24BIT_S1 - reloc_off)
10595 {
10596 /* Relax to one of the following 2 variations
35c08157 10597
1c8f6a4d
KLC
10598 case 2-4; 1st insn convertible, 16-bit on.
10599 bnes38 rt, ra, .L1 ; LONGJUMP5/9_PCREL/INSN16
10600 j label ; 25_PCREL/INSN16
10601 $1:
35c08157 10602
1c8f6a4d
KLC
10603 case 4-4; 1st insn not convertible
10604 bne rt, ra, .L1 ; LONGJUMP5/15_PCREL/INSN16
10605 j label ; 25_PCREL/INSN16
10606 .L1: */
35c08157 10607
1c8f6a4d
KLC
10608 /* Use j label as second instruction. */
10609 insn = INSN_J;
10610 reloc = R_NDS32_25_PCREL_RELA;
10611 bfd_putb32 (insn, contents + em_irel->r_offset);
10612 }
10613 else
10614 return FALSE;
35c08157 10615
1c8f6a4d
KLC
10616 /* Set all relocations. */
10617 em_irel->r_info = ELF32_R_INFO (ELF32_R_SYM (em_irel->r_info), reloc);
35c08157 10618
1c8f6a4d
KLC
10619 cond_irel =
10620 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10621 R_NDS32_PTR_RESOLVED, em_irel->r_offset);
10622 cond_irel->r_addend = 1;
35c08157 10623
1c8f6a4d
KLC
10624 /* Use INSN16 of first branch instruction to distinguish if keeping
10625 INSN16 of final instruction or not. */
10626 insn_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10627 R_NDS32_INSN16, irel->r_offset);
10628 if (insn_irel == irelend)
10629 {
10630 /* Clean the final INSN16. */
10631 insn_irel =
10632 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10633 R_NDS32_INSN16, em_irel->r_offset);
10634 insn_irel->r_info = ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info),
10635 R_NDS32_NONE);
10636 }
10637
10638 if (cond_removed == 1)
10639 {
10640 *insn_len = 0;
10641
10642 /* Clear relocations. */
10643 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
35c08157 10644
1c8f6a4d
KLC
10645 for (i = 0; i < sizeof (checked_types) / sizeof (checked_types[0]); i++)
10646 {
10647 cond_irel =
10648 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10649 checked_types[i], laddr);
10650 if (cond_irel != irelend)
35c08157 10651 {
1c8f6a4d
KLC
10652 if (*seq_len == 0
10653 && (ELF32_R_TYPE (cond_irel->r_info) == R_NDS32_INSN16))
10654 {
10655 /* If the branch instruction is 2 byte, it cannot remove
10656 directly. Only convert it to nop16 and remove it after
10657 checking alignment issue. */
10658 insn16 = NDS32_NOP16;
10659 bfd_putb16 (insn16, contents + laddr);
10660 cond_irel->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
10661 }
10662 else
10663 cond_irel->r_info =
10664 ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info), R_NDS32_NONE);
35c08157 10665 }
35c08157 10666 }
1c8f6a4d
KLC
10667 }
10668 else
10669 {
10670 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info),
10671 R_NDS32_LONGJUMP5);
10672 }
35c08157 10673
1c8f6a4d
KLC
10674 return TRUE;
10675}
35c08157 10676
1c8f6a4d 10677/* Relax LONGJUMP7 relocation for nds32_elf_relax_section. */
35c08157 10678
1c8f6a4d
KLC
10679static bfd_boolean
10680nds32_elf_relax_longjump7 (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
10681 Elf_Internal_Rela *internal_relocs, int *insn_len,
10682 int *seq_len, bfd_byte *contents,
10683 Elf_Internal_Sym *isymbuf,
10684 Elf_Internal_Shdr *symtab_hdr)
10685{
10686 /* There are 2 variations for LONGJUMP5
10687 case 2-4; 1st insn convertible, 16-bit on.
10688 movi55 ta, imm11 ; LONGJUMP7/INSN16
10689 beq rt, ta, label ; 15_PCREL
10690
10691 case 4-4; 1st insn not convertible
10692 movi55 ta, imm11 ; LONGJUMP7/INSN16
10693 beq rt, ta, label ; 15_PCREL */
10694
10695 bfd_vma laddr;
10696 Elf_Internal_Rela *cond_irel, *irelend, *insn_irel;
10697 int pic_ext_target = 0;
10698 bfd_signed_vma foff;
10699 uint32_t insn, re_insn = 0;
10700 uint16_t insn16;
10701 uint32_t imm11;
35c08157 10702
1c8f6a4d
KLC
10703 irelend = internal_relocs + sec->reloc_count;
10704 laddr = irel->r_offset;
35c08157 10705
1c8f6a4d
KLC
10706 /* Get the reloc for the address from which the register is
10707 being loaded. This reloc will tell us which function is
10708 actually being called. */
35c08157 10709
1c8f6a4d
KLC
10710 cond_irel =
10711 find_relocs_at_address_addr (irel, internal_relocs, irelend,
10712 R_NDS32_15_PCREL_RELA, irel->r_addend);
10713 if (cond_irel == irelend)
10714 {
10715 (*_bfd_error_handler)
10716 ("%B: warning: R_NDS32_LONGJUMP7 points to unrecognized"
10717 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10718 return FALSE;
10719 }
35c08157 10720
1c8f6a4d
KLC
10721 /* Get the value of the symbol referred to by the reloc. */
10722 foff = calculate_offset (abfd, sec, cond_irel, isymbuf, symtab_hdr,
10723 &pic_ext_target);
35c08157 10724
1c8f6a4d
KLC
10725 if (pic_ext_target || foff == 0 || foff < -CONSERVATIVE_8BIT_S1
10726 || foff >= CONSERVATIVE_8BIT_S1)
10727 return FALSE;
35c08157 10728
1c8f6a4d
KLC
10729 /* Get the first instruction for its size. */
10730 insn = bfd_getb32 (contents + laddr);
10731 if (insn & 0x80000000)
10732 {
10733 *seq_len = 0;
10734 /* Get the immediate from movi55. */
10735 imm11 = N16_IMM5S (insn >> 16);
10736 }
10737 else
10738 {
10739 /* Get the immediate from movi. */
10740 imm11 = N32_IMM20S (insn);
35c08157
KLC
10741 }
10742
1c8f6a4d
KLC
10743 /* Get the branch instruction. */
10744 insn = bfd_getb32 (contents + irel->r_addend);
10745 /* Convert instruction to BR3. */
10746 if ((insn >> 14) & 0x1)
10747 re_insn = N32_BR3 (BNEC, N32_RT5 (insn), imm11, 0);
10748 else
10749 re_insn = N32_BR3 (BEQC, N32_RT5 (insn), imm11, 0);
35c08157 10750
1c8f6a4d 10751 bfd_putb32 (re_insn, contents + cond_irel->r_offset);
35c08157 10752
1c8f6a4d
KLC
10753 /* Set all relocations. */
10754 cond_irel->r_info = ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info),
10755 R_NDS32_WORD_9_PCREL_RELA);
10756
10757 /* Clean relocations. */
10758 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
10759 insn_irel = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10760 R_NDS32_INSN16, irel->r_offset);
10761 if (insn_irel != irelend)
10762 {
10763 if (*seq_len == 0)
35c08157 10764 {
1c8f6a4d
KLC
10765 /* If the first insntruction is 16bit, convert it to nop16. */
10766 insn16 = NDS32_NOP16;
10767 bfd_putb16 (insn16, contents + laddr);
10768 insn_irel->r_addend = R_NDS32_INSN16_CONVERT_FLAG;
35c08157 10769 }
1c8f6a4d
KLC
10770 else
10771 cond_irel->r_info = ELF32_R_INFO (ELF32_R_SYM (cond_irel->r_info),
10772 R_NDS32_NONE);
35c08157 10773 }
1c8f6a4d 10774 *insn_len = 0;
35c08157 10775
1c8f6a4d
KLC
10776 return TRUE;
10777}
35c08157 10778
1c8f6a4d 10779#define GET_LOADSTORE_RANGE(addend) (((addend) >> 8) & 0x3f)
35c08157 10780
1c8f6a4d 10781/* Relax LOADSTORE relocation for nds32_elf_relax_section. */
35c08157 10782
1c8f6a4d
KLC
10783static bfd_boolean
10784nds32_elf_relax_loadstore (struct bfd_link_info *link_info, bfd *abfd,
10785 asection *sec, Elf_Internal_Rela *irel,
10786 Elf_Internal_Rela *internal_relocs, int *insn_len,
10787 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
10788 Elf_Internal_Shdr *symtab_hdr, int load_store_relax)
10789{
6cae483a
AM
10790 int eliminate_sethi = 0, range_type;
10791 unsigned int i;
1c8f6a4d
KLC
10792 bfd_vma local_sda, laddr;
10793 int seq_len; /* Original length of instruction sequence. */
10794 uint32_t insn;
10795 Elf_Internal_Rela *hi_irelfn = NULL, *irelend;
10796 bfd_vma access_addr = 0;
10797 bfd_vma range_l = 0, range_h = 0; /* Upper/lower bound. */
10798 enum elf_nds32_reloc_type checked_types[] =
10799 { R_NDS32_HI20_RELA, R_NDS32_GOT_HI20,
10800 R_NDS32_GOTPC_HI20, R_NDS32_GOTOFF_HI20,
10801 R_NDS32_PLTREL_HI20, R_NDS32_PLT_GOTREL_HI20,
10802 R_NDS32_TLS_LE_HI20
10803 };
35c08157 10804
1c8f6a4d
KLC
10805 irelend = internal_relocs + sec->reloc_count;
10806 seq_len = GET_SEQ_LEN (irel->r_addend);
10807 laddr = irel->r_offset;
10808 *insn_len = seq_len;
35c08157 10809
1c8f6a4d 10810 /* Get the high part relocation. */
6cae483a 10811 for (i = 0; i < ARRAY_SIZE (checked_types); i++)
1c8f6a4d
KLC
10812 {
10813 hi_irelfn = find_relocs_at_address_addr (irel, internal_relocs, irelend,
10814 checked_types[i], laddr);
10815 if (hi_irelfn != irelend)
10816 break;
10817 }
35c08157 10818
1c8f6a4d
KLC
10819 if (hi_irelfn == irelend)
10820 {
10821 (*_bfd_error_handler)
10822 ("%B: warning: R_NDS32_LOADSTORE points to unrecognized"
10823 "reloc at 0x%lx.", abfd, (long) irel->r_offset);
10824 return FALSE;
10825 }
35c08157 10826
1c8f6a4d
KLC
10827 range_type = GET_LOADSTORE_RANGE (irel->r_addend);
10828 nds32_elf_final_sda_base (sec->output_section->owner,
10829 link_info, &local_sda, FALSE);
35c08157 10830
1c8f6a4d
KLC
10831 switch (ELF32_R_TYPE (hi_irelfn->r_info))
10832 {
10833 case R_NDS32_HI20_RELA:
10834 insn = bfd_getb32 (contents + laddr);
10835 access_addr =
10836 calculate_memory_address (abfd, hi_irelfn, isymbuf, symtab_hdr);
10837
10838 if (range_type == NDS32_LOADSTORE_IMM)
10839 {
10840 struct elf_link_hash_entry *h = NULL;
10841 int indx;
35c08157 10842
1c8f6a4d 10843 if (ELF32_R_SYM (hi_irelfn->r_info) >= symtab_hdr->sh_info)
35c08157 10844 {
1c8f6a4d
KLC
10845 indx = ELF32_R_SYM (hi_irelfn->r_info) - symtab_hdr->sh_info;
10846 h = elf_sym_hashes (abfd)[indx];
35c08157 10847 }
35c08157 10848
1c8f6a4d
KLC
10849 if ((access_addr < CONSERVATIVE_20BIT)
10850 && (!h || (h && strcmp (h->root.root.string, FP_BASE_NAME) != 0)))
35c08157 10851 {
1c8f6a4d
KLC
10852 eliminate_sethi = 1;
10853 break;
35c08157 10854 }
1c8f6a4d
KLC
10855
10856 /* This is avoid to relax symbol address which is fixed
10857 relocations. Ex: _stack. */
10858 if (h && bfd_is_abs_section (h->root.u.def.section))
10859 return FALSE;
10860 }
10861
10862 if (!load_store_relax)
10863 return FALSE;
10864
10865 /* Case for set gp register. */
10866 if (N32_RT5 (insn) == REG_GP)
10867 break;
10868
10869 if (range_type == NDS32_LOADSTORE_FLOAT_S
10870 || range_type == NDS32_LOADSTORE_FLOAT_S)
10871 {
10872 range_l = sdata_range[0][0];
10873 range_h = sdata_range[0][1];
10874 }
10875 else
10876 {
10877 range_l = sdata_range[1][0];
10878 range_h = sdata_range[1][1];
10879 }
10880 break;
10881
10882 case R_NDS32_GOT_HI20:
10883 access_addr =
10884 calculate_got_memory_address (abfd, link_info, hi_irelfn, symtab_hdr);
10885
10886 /* If this symbol is not in .got, the return value will be -1.
10887 Since the gp value is set to SDA_BASE but not GLOBAL_OFFSET_TABLE,
10888 a negative offset is allowed. */
10889 if ((bfd_signed_vma) (access_addr - local_sda) < CONSERVATIVE_20BIT
10890 && (bfd_signed_vma) (access_addr - local_sda) >= -CONSERVATIVE_20BIT)
10891 eliminate_sethi = 1;
10892 break;
10893
10894 case R_NDS32_PLT_GOTREL_HI20:
10895 access_addr = calculate_plt_memory_address (abfd, link_info, isymbuf,
10896 hi_irelfn, symtab_hdr);
10897
10898 if ((bfd_signed_vma) (access_addr - local_sda) < CONSERVATIVE_20BIT
10899 && (bfd_signed_vma) (access_addr - local_sda) >= -CONSERVATIVE_20BIT)
10900 eliminate_sethi = 1;
10901 break;
10902
10903 case R_NDS32_GOTOFF_HI20:
10904 access_addr =
10905 calculate_memory_address (abfd, hi_irelfn, isymbuf, symtab_hdr);
10906
10907 if ((bfd_signed_vma) (access_addr - local_sda) < CONSERVATIVE_20BIT
10908 && (bfd_signed_vma) (access_addr - local_sda) >= -CONSERVATIVE_20BIT)
10909 eliminate_sethi = 1;
10910 break;
10911
10912 case R_NDS32_GOTPC_HI20:
10913 /* The access_addr must consider r_addend of hi_irel. */
10914 access_addr = sec->output_section->vma + sec->output_offset
10915 + irel->r_offset + hi_irelfn->r_addend;
10916
10917 if ((bfd_signed_vma) (local_sda - access_addr) < CONSERVATIVE_20BIT
10918 && (bfd_signed_vma) (local_sda - access_addr) >= -CONSERVATIVE_20BIT)
10919 eliminate_sethi = 1;
10920 break;
10921
10922 case R_NDS32_TLS_LE_HI20:
10923 access_addr =
10924 calculate_memory_address (abfd, hi_irelfn, isymbuf, symtab_hdr);
10925 BFD_ASSERT (elf_hash_table (link_info)->tls_sec != NULL);
10926 access_addr -= (elf_hash_table (link_info)->tls_sec->vma + TP_OFFSET);
10927 if ((range_type == NDS32_LOADSTORE_IMM)
10928 && (bfd_signed_vma) (access_addr) < CONSERVATIVE_20BIT
10929 && (bfd_signed_vma) (access_addr) >= -CONSERVATIVE_20BIT)
10930 eliminate_sethi = 1;
10931 break;
10932
10933 default:
10934 return FALSE;
10935 }
10936
10937 /* Delete sethi instruction. */
10938 if (eliminate_sethi == 1
10939 || (local_sda <= access_addr && (access_addr - local_sda) < range_h)
10940 || (local_sda > access_addr && (local_sda - access_addr) <= range_l))
10941 {
10942 hi_irelfn->r_info =
10943 ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_NDS32_NONE);
10944 irel->r_info =
10945 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
10946 *insn_len = 0;
10947 }
10948 return TRUE;
10949}
10950
10951/* Relax LO12 relocation for nds32_elf_relax_section. */
10952
10953static void
10954nds32_elf_relax_lo12 (struct bfd_link_info *link_info, bfd *abfd,
10955 asection *sec, Elf_Internal_Rela *irel,
10956 Elf_Internal_Rela *internal_relocs, bfd_byte *contents,
10957 Elf_Internal_Sym *isymbuf, Elf_Internal_Shdr *symtab_hdr)
10958{
10959 uint32_t insn;
10960 bfd_vma local_sda, laddr;
10961 unsigned long reloc;
10962 bfd_vma access_addr;
10963 bfd_vma range_l = 0, range_h = 0; /* Upper/lower bound. */
10964 Elf_Internal_Rela *irelfn = NULL, *irelend;
10965 struct elf_link_hash_entry *h = NULL;
10966 int indx;
10967
10968 /* For SDA base relative relaxation. */
10969 nds32_elf_final_sda_base (sec->output_section->owner, link_info,
10970 &local_sda, FALSE);
10971
10972 irelend = internal_relocs + sec->reloc_count;
10973 laddr = irel->r_offset;
10974 insn = bfd_getb32 (contents + laddr);
10975
10976 if (!is_sda_access_insn (insn) && N32_OP6 (insn) != N32_OP6_ORI)
10977 return;
10978
10979 access_addr = calculate_memory_address (abfd, irel, isymbuf, symtab_hdr);
10980
10981 if (ELF32_R_SYM (irel->r_info) >= symtab_hdr->sh_info)
10982 {
10983 indx = ELF32_R_SYM (irel->r_info) - symtab_hdr->sh_info;
10984 h = elf_sym_hashes (abfd)[indx];
10985 }
10986
10987 if (N32_OP6 (insn) == N32_OP6_ORI && access_addr < CONSERVATIVE_20BIT
10988 && (!h || (h && strcmp (h->root.root.string, FP_BASE_NAME) != 0)))
10989 {
10990 reloc = R_NDS32_20_RELA;
10991 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), reloc);
10992 insn = N32_TYPE1 (MOVI, N32_RT5 (insn), 0);
10993 bfd_putb32 (insn, contents + laddr);
10994 }
10995 /* This is avoid to relax symbol address which is fixed
10996 relocations. Ex: _stack. */
10997 else if (N32_OP6 (insn) == N32_OP6_ORI
10998 && h && bfd_is_abs_section (h->root.u.def.section))
10999 return;
11000 else
11001 {
11002 range_l = sdata_range[1][0];
11003 range_h = sdata_range[1][1];
11004 switch (ELF32_R_TYPE (irel->r_info))
11005 {
11006 case R_NDS32_LO12S0_RELA:
11007 reloc = R_NDS32_SDA19S0_RELA;
11008 break;
11009 case R_NDS32_LO12S1_RELA:
11010 reloc = R_NDS32_SDA18S1_RELA;
11011 break;
11012 case R_NDS32_LO12S2_RELA:
11013 reloc = R_NDS32_SDA17S2_RELA;
11014 break;
11015 case R_NDS32_LO12S2_DP_RELA:
11016 range_l = sdata_range[0][0];
11017 range_h = sdata_range[0][1];
11018 reloc = R_NDS32_SDA12S2_DP_RELA;
11019 break;
11020 case R_NDS32_LO12S2_SP_RELA:
11021 range_l = sdata_range[0][0];
11022 range_h = sdata_range[0][1];
11023 reloc = R_NDS32_SDA12S2_SP_RELA;
11024 break;
11025 default:
11026 return;
11027 }
11028
11029 /* There are range_h and range_l because linker has to promise
11030 all sections move cross one page together. */
11031 if ((local_sda <= access_addr && (access_addr - local_sda) < range_h)
11032 || (local_sda > access_addr && (local_sda - access_addr) <= range_l))
11033 {
11034 if (N32_OP6 (insn) == N32_OP6_ORI && N32_RT5 (insn) == REG_GP)
35c08157 11035 {
1c8f6a4d
KLC
11036 /* Maybe we should add R_NDS32_INSN16 reloc type here
11037 or manually do some optimization. sethi can't be
11038 eliminated when updating $gp so the relative ori
11039 needs to be preserved. */
11040 return;
35c08157 11041 }
1c8f6a4d
KLC
11042 if (!turn_insn_to_sda_access (insn, ELF32_R_TYPE (irel->r_info),
11043 &insn))
11044 return;
11045 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), reloc);
11046 bfd_putb32 (insn, contents + laddr);
11047
11048 irelfn = find_relocs_at_address (irel, internal_relocs, irelend,
11049 R_NDS32_INSN16);
11050 /* SDA17 must keep INSN16 for converting fp_as_gp. */
11051 if (irelfn != irelend && reloc != R_NDS32_SDA17S2_RELA)
11052 irelfn->r_info =
11053 ELF32_R_INFO (ELF32_R_SYM (irelfn->r_info), R_NDS32_NONE);
11054
35c08157 11055 }
1c8f6a4d
KLC
11056 }
11057 return;
11058}
35c08157 11059
1c8f6a4d
KLC
11060/* Relax low part of PIC instruction pattern. */
11061
11062static void
11063nds32_elf_relax_piclo12 (struct bfd_link_info *link_info, bfd *abfd,
11064 asection *sec, Elf_Internal_Rela *irel,
11065 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
11066 Elf_Internal_Shdr *symtab_hdr)
11067{
11068 uint32_t insn;
11069 bfd_vma local_sda, laddr;
11070 bfd_signed_vma foff;
11071 unsigned long reloc;
11072
11073 nds32_elf_final_sda_base (sec->output_section->owner, link_info,
11074 &local_sda, FALSE);
11075 laddr = irel->r_offset;
11076 insn = bfd_getb32 (contents + laddr);
11077
11078 if (N32_OP6 (insn) != N32_OP6_ORI)
11079 return;
11080
11081 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_GOT_LO12)
11082 {
11083 foff = calculate_got_memory_address (abfd, link_info, irel,
11084 symtab_hdr) - local_sda;
11085 reloc = R_NDS32_GOT20;
11086 }
11087 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_PLT_GOTREL_LO12)
11088 {
11089 foff = calculate_plt_memory_address (abfd, link_info, isymbuf, irel,
11090 symtab_hdr) - local_sda;
11091 reloc = R_NDS32_PLT_GOTREL_LO20;
11092 }
11093 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_GOTOFF_LO12)
11094 {
11095 foff = calculate_memory_address (abfd, irel, isymbuf,
11096 symtab_hdr) - local_sda;
11097 reloc = R_NDS32_GOTOFF;
11098 }
11099 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_GOTPC_LO12)
11100 {
11101 foff = local_sda - sec->output_section->vma + sec->output_offset
11102 + irel->r_offset + irel->r_addend;
11103 reloc = R_NDS32_GOTPC20;
11104 }
11105 else
11106 return;
11107
11108 if ((foff < CONSERVATIVE_20BIT) && (foff >= -CONSERVATIVE_20BIT))
11109 {
11110 /* Turn into MOVI. */
11111 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), reloc);
11112 insn = N32_TYPE1 (MOVI, N32_RT5 (insn), 0);
11113 bfd_putb32 (insn, contents + laddr);
11114 }
11115}
11116
11117/* Relax low part of LE TLS instruction pattern. */
11118
11119static void
11120nds32_elf_relax_letlslo12 (struct bfd_link_info *link_info, bfd *abfd,
11121 Elf_Internal_Rela *irel,
11122 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
11123 Elf_Internal_Shdr *symtab_hdr)
11124{
11125 uint32_t insn;
11126 bfd_vma laddr;
11127 bfd_signed_vma foff;
11128 unsigned long reloc;
11129
11130 laddr = irel->r_offset;
11131 foff = calculate_memory_address (abfd, irel, isymbuf, symtab_hdr);
11132 BFD_ASSERT (elf_hash_table (link_info)->tls_sec != NULL);
11133 foff -= (elf_hash_table (link_info)->tls_sec->vma + TP_OFFSET);
11134 insn = bfd_getb32 (contents + laddr);
11135
11136 if ( (bfd_signed_vma) (foff) < CONSERVATIVE_20BIT
11137 && (bfd_signed_vma) (foff) >= -CONSERVATIVE_20BIT)
11138 {
11139 /* Pattern sethi-ori transform to movi. */
11140 reloc = R_NDS32_TLS_LE_20;
11141 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), reloc);
11142 insn = N32_TYPE1 (MOVI, N32_RT5 (insn), 0);
11143 bfd_putb32 (insn, contents + laddr);
11144 }
11145}
11146
11147/* Relax LE TLS calculate address instruction pattern. */
11148
11149static void
11150nds32_elf_relax_letlsadd (struct bfd_link_info *link_info, bfd *abfd,
11151 asection *sec, Elf_Internal_Rela *irel,
11152 Elf_Internal_Rela *internal_relocs,
11153 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
11154 Elf_Internal_Shdr *symtab_hdr, bfd_boolean *again)
11155{
11156 /* Local TLS non-pic
11157 sethi ta, hi20(symbol@tpoff) ; TLS_LE_HI20
11158 ori ta, ta, lo12(symbol@tpoff) ; TLS_LE_LO12
11159 add ra, ta, tp ; TLS_LE_ADD */
11160
11161 uint32_t insn;
11162 bfd_vma laddr;
11163 bfd_signed_vma foff;
11164 Elf_Internal_Rela *i1_irelfn, *irelend;
11165
11166 irelend = internal_relocs + sec->reloc_count;
11167 laddr = irel->r_offset;
11168 insn = bfd_getb32 (contents + laddr);
11169 i1_irelfn = find_relocs_at_address (irel, internal_relocs, irelend,
11170 R_NDS32_PTR_RESOLVED);
11171 foff = calculate_memory_address (abfd, irel, isymbuf, symtab_hdr);
11172 BFD_ASSERT (elf_hash_table (link_info)->tls_sec != NULL);
11173 foff -= (elf_hash_table (link_info)->tls_sec->vma + TP_OFFSET);
11174
11175 /* The range is +/-16k. */
11176 if ((bfd_signed_vma) (foff) < CONSERVATIVE_15BIT
11177 && (bfd_signed_vma) (foff) >= -CONSERVATIVE_15BIT)
11178 {
11179 /* Transform add to addi. */
11180 insn = N32_TYPE2 (ADDI, N32_RT5 (insn), N32_RB5 (insn), 0);
11181 irel->r_info =
11182 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_TLS_LE_15S0);
11183
11184 bfd_putb32 (insn, contents + laddr);
11185 if (i1_irelfn != irelend)
11186 {
11187 i1_irelfn->r_addend |= 1;
11188 *again = TRUE;
11189 }
11190 }
11191}
11192
11193/* Relax LE TLS load store instruction pattern. */
11194
11195static void
11196nds32_elf_relax_letlsls (struct bfd_link_info *link_info, bfd *abfd,
11197 asection *sec, Elf_Internal_Rela *irel,
11198 Elf_Internal_Rela *internal_relocs,
11199 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
11200 Elf_Internal_Shdr *symtab_hdr, bfd_boolean *again)
11201{
11202
11203 uint32_t insn;
11204 bfd_vma laddr;
11205 bfd_signed_vma foff;
11206 Elf_Internal_Rela *i1_irelfn, *irelend;
11207 int success = 0;
11208
11209 irelend = internal_relocs + sec->reloc_count;
11210 laddr = irel->r_offset;
11211 insn = bfd_getb32 (contents + laddr);
11212 i1_irelfn = find_relocs_at_address (irel, internal_relocs, irelend,
11213 R_NDS32_PTR_RESOLVED);
11214 foff = calculate_memory_address (abfd, irel, isymbuf, symtab_hdr);
11215 BFD_ASSERT (elf_hash_table (link_info)->tls_sec != NULL);
11216 foff -= (elf_hash_table (link_info)->tls_sec->vma + TP_OFFSET);
11217
11218 switch ((N32_OP6 (insn) << 8) | (insn & 0xff))
11219 {
11220 case (N32_OP6_MEM << 8) | N32_MEM_LB:
11221 case (N32_OP6_MEM << 8) | N32_MEM_SB:
11222 case (N32_OP6_MEM << 8) | N32_MEM_LBS:
11223 /* The range is +/-16k. */
11224 if ((bfd_signed_vma) (foff) < CONSERVATIVE_15BIT
11225 && (bfd_signed_vma) (foff) >= -CONSERVATIVE_15BIT)
11226 {
11227 insn =
11228 ((insn & 0xff) << 25) | (insn & 0x1f00000) | ((insn & 0x7c00) << 5);
11229 irel->r_info =
11230 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_TLS_LE_15S0);
11231 success = 1;
11232 break;
11233 }
11234 case (N32_OP6_MEM << 8) | N32_MEM_LH:
11235 case (N32_OP6_MEM << 8) | N32_MEM_SH:
11236 case (N32_OP6_MEM << 8) | N32_MEM_LHS:
11237 /* The range is +/-32k. */
11238 if ((bfd_signed_vma) (foff) < CONSERVATIVE_15BIT_S1
11239 && (bfd_signed_vma) (foff) >= -CONSERVATIVE_15BIT_S1)
35c08157 11240 {
1c8f6a4d
KLC
11241 insn =
11242 ((insn & 0xff) << 25) | (insn & 0x1f00000) | ((insn & 0x7c00) << 5);
11243 irel->r_info =
11244 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_TLS_LE_15S1);
11245 success = 1;
11246 break;
11247 }
11248 case (N32_OP6_MEM << 8) | N32_MEM_LW:
11249 case (N32_OP6_MEM << 8) | N32_MEM_SW:
11250 /* The range is +/-64k. */
11251 if ((bfd_signed_vma) (foff) < CONSERVATIVE_15BIT_S2
11252 && (bfd_signed_vma) (foff) >= -CONSERVATIVE_15BIT_S2)
11253 {
11254 insn =
11255 ((insn & 0xff) << 25) | (insn & 0x1f00000) | ((insn & 0x7c00) << 5);
11256 irel->r_info =
11257 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_TLS_LE_15S2);
11258 success = 1;
11259 break;
11260 }
11261 default:
11262 break;
11263 }
35c08157 11264
1c8f6a4d
KLC
11265 if (success)
11266 {
11267 bfd_putb32 (insn, contents + laddr);
11268 if (i1_irelfn != irelend)
11269 {
11270 i1_irelfn->r_addend |= 1;
11271 *again = TRUE;
11272 }
11273 }
11274}
35c08157 11275
1c8f6a4d 11276/* Relax PTR relocation for nds32_elf_relax_section. */
35c08157 11277
1c8f6a4d
KLC
11278static bfd_boolean
11279nds32_elf_relax_ptr (bfd *abfd, asection *sec, Elf_Internal_Rela *irel,
11280 Elf_Internal_Rela *internal_relocs, int *insn_len,
11281 int *seq_len, bfd_byte *contents)
11282{
11283 Elf_Internal_Rela *ptr_irel, *irelend, *count_irel, *re_irel;
35c08157 11284
1c8f6a4d 11285 irelend = internal_relocs + sec->reloc_count;
35c08157 11286
1c8f6a4d
KLC
11287 re_irel =
11288 find_relocs_at_address_addr (irel, internal_relocs, irelend,
11289 R_NDS32_PTR_RESOLVED, irel->r_addend);
35c08157 11290
1c8f6a4d
KLC
11291 if (re_irel == irelend)
11292 {
11293 (*_bfd_error_handler)
11294 ("%B: warning: R_NDS32_PTR points to unrecognized reloc at 0x%lx.",
11295 abfd, (long) irel->r_offset);
11296 return FALSE;
11297 }
35c08157 11298
1c8f6a4d
KLC
11299 if (re_irel->r_addend != 1)
11300 return FALSE;
35c08157 11301
1c8f6a4d
KLC
11302 /* Pointed target is relaxed and no longer needs this void *,
11303 change the type to NONE. */
11304 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
35c08157 11305
1c8f6a4d
KLC
11306 /* Find PTR_COUNT to decide remove it or not. If PTR_COUNT does
11307 not exist, it means only count 1 and remove it directly. */
11308 /* TODO: I hope we can obsolate R_NDS32_COUNT in the future. */
11309 count_irel = find_relocs_at_address (irel, internal_relocs, irelend,
11310 R_NDS32_PTR_COUNT);
11311 ptr_irel = find_relocs_at_address (irel, internal_relocs, irelend,
11312 R_NDS32_PTR);
11313 if (count_irel != irelend)
11314 {
11315 if (--count_irel->r_addend > 0)
11316 return FALSE;
11317 }
11318
11319 if (ptr_irel != irelend)
11320 return FALSE;
11321
11322 /* If the PTR_COUNT is already 0, remove current instruction. */
11323 *seq_len = nds32_elf_insn_size (abfd, contents, irel->r_offset);
11324 *insn_len = 0;
11325 return TRUE;
11326}
11327
11328/* Relax PLT_GOT_SUFF relocation for nds32_elf_relax_section. */
11329
11330static void
11331nds32_elf_relax_pltgot_suff (struct bfd_link_info *link_info, bfd *abfd,
11332 asection *sec, Elf_Internal_Rela *irel,
11333 Elf_Internal_Rela *internal_relocs,
11334 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
11335 Elf_Internal_Shdr *symtab_hdr, bfd_boolean *again)
11336{
11337 uint32_t insn;
11338 bfd_signed_vma foff;
11339 Elf_Internal_Rela *i1_irelfn, *irelend;
11340 bfd_vma local_sda, laddr;
11341
11342 irelend = internal_relocs + sec->reloc_count;
11343 laddr = irel->r_offset;
11344 insn = bfd_getb32 (contents + laddr);
11345
11346 /* FIXME: It's a little trouble to turn JRAL5 to JAL since
11347 we need additional space. It might be help if we could
11348 borrow some space from instructions to be eliminated
11349 such as sethi, ori, add. */
11350 if (insn & 0x80000000)
11351 return;
11352
11353 if (nds32_elf_check_dup_relocs
11354 (irel, internal_relocs, irelend, R_NDS32_PLT_GOT_SUFF))
11355 return;
11356
11357 i1_irelfn =
11358 find_relocs_at_address (irel, internal_relocs, irelend,
11359 R_NDS32_PTR_RESOLVED);
11360
11361 /* FIXIT 090606
11362 The boundary should be reduced since the .plt section hasn't
11363 been created and the address of specific entry is still unknown
11364 Maybe the range between the function call and the begin of the
11365 .text section can be used to decide if the .plt is in the range
11366 of function call. */
11367
11368 if (N32_OP6 (insn) == N32_OP6_ALU1
11369 && N32_SUB5 (insn) == N32_ALU1_ADD)
11370 {
11371 /* Get the value of the symbol referred to by the reloc. */
11372 nds32_elf_final_sda_base (sec->output_section->owner, link_info,
11373 &local_sda, FALSE);
11374 foff = (bfd_signed_vma) (calculate_plt_memory_address
11375 (abfd, link_info, isymbuf, irel,
11376 symtab_hdr) - local_sda);
11377 /* This condition only happened when symbol is undefined. */
11378 if (foff == 0)
11379 return;
11380
11381 if (foff < -CONSERVATIVE_19BIT || foff >= CONSERVATIVE_19BIT)
11382 return;
11383 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info),
11384 R_NDS32_PLT_GOTREL_LO19);
11385 /* addi.gp */
11386 insn = N32_TYPE1 (SBGP, N32_RT5 (insn), __BIT (19));
11387 }
11388 else if (N32_OP6 (insn) == N32_OP6_JREG
11389 && N32_SUB5 (insn) == N32_JREG_JRAL)
11390 {
11391 /* Get the value of the symbol referred to by the reloc. */
11392 foff =
11393 calculate_plt_offset (abfd, sec, link_info, isymbuf, irel, symtab_hdr);
11394 /* This condition only happened when symbol is undefined. */
11395 if (foff == 0)
11396 return;
11397 if (foff < -CONSERVATIVE_24BIT_S1 || foff >= CONSERVATIVE_24BIT_S1)
11398 return;
11399 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_25_PLTREL);
11400 insn = INSN_JAL;
11401 }
11402 else
11403 return;
11404
11405 bfd_putb32 (insn, contents + laddr);
11406 if (i1_irelfn != irelend)
11407 {
11408 i1_irelfn->r_addend |= 1;
11409 *again = TRUE;
11410 }
11411}
11412
11413/* Relax GOT_SUFF relocation for nds32_elf_relax_section. */
11414
11415static void
11416nds32_elf_relax_got_suff (struct bfd_link_info *link_info, bfd *abfd,
11417 asection *sec, Elf_Internal_Rela *irel,
11418 Elf_Internal_Rela *internal_relocs,
11419 bfd_byte *contents, Elf_Internal_Shdr *symtab_hdr,
11420 bfd_boolean *again)
11421{
11422 uint32_t insn;
11423 bfd_signed_vma foff;
11424 Elf_Internal_Rela *i1_irelfn, *irelend;
11425 bfd_vma local_sda, laddr;
11426
11427 irelend = internal_relocs + sec->reloc_count;
11428 laddr = irel->r_offset;
11429 insn = bfd_getb32 (contents + laddr);
11430 if (insn & 0x80000000)
11431 return;
11432
11433 if (nds32_elf_check_dup_relocs
11434 (irel, internal_relocs, irelend, R_NDS32_GOT_SUFF))
11435 return;
11436
11437 i1_irelfn = find_relocs_at_address (irel, internal_relocs, irelend,
11438 R_NDS32_PTR_RESOLVED);
11439
11440 nds32_elf_final_sda_base (sec->output_section->owner, link_info,
11441 &local_sda, FALSE);
11442 foff = calculate_got_memory_address (abfd, link_info, irel,
11443 symtab_hdr) - local_sda;
11444
11445 if (foff < CONSERVATIVE_19BIT && foff >= -CONSERVATIVE_19BIT)
11446 {
11447 /* Turn LW to LWI.GP. Change relocation type to R_NDS32_GOT_REL. */
11448 insn = N32_TYPE1 (HWGP, N32_RT5 (insn), __MF (6, 17, 3));
11449 irel->r_info =
11450 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_GOT17S2_RELA);
11451 bfd_putb32 (insn, contents + laddr);
11452 if (i1_irelfn != irelend)
11453 {
11454 i1_irelfn->r_addend |= 1;
11455 *again = TRUE;
11456 }
11457 }
11458}
11459
11460/* Relax PLT_GOT_SUFF relocation for nds32_elf_relax_section. */
11461
11462static void
11463nds32_elf_relax_gotoff_suff (struct bfd_link_info *link_info, bfd *abfd,
11464 asection *sec, Elf_Internal_Rela *irel,
11465 Elf_Internal_Rela *internal_relocs,
11466 bfd_byte *contents, Elf_Internal_Sym *isymbuf,
11467 Elf_Internal_Shdr *symtab_hdr, bfd_boolean *again)
11468{
11469 int opc_insn_gotoff;
11470 uint32_t insn;
11471 bfd_signed_vma foff;
11472 Elf_Internal_Rela *i1_irelfn, *i2_irelfn, *irelend;
11473 bfd_vma local_sda, laddr;
11474
11475 irelend = internal_relocs + sec->reloc_count;
11476 laddr = irel->r_offset;
11477 insn = bfd_getb32 (contents + laddr);
11478
11479 if (insn & 0x80000000)
11480 return;
11481
11482 if (nds32_elf_check_dup_relocs
11483 (irel, internal_relocs, irelend, R_NDS32_GOTOFF_SUFF))
11484 return;
11485
11486 i1_irelfn = find_relocs_at_address (irel, internal_relocs, irelend,
11487 R_NDS32_PTR_RESOLVED);
11488 nds32_elf_final_sda_base (sec->output_section->owner, link_info,
11489 &local_sda, FALSE);
11490 foff = calculate_memory_address (abfd, irel, isymbuf, symtab_hdr);
11491 foff = foff - local_sda;
11492
11493 if (foff >= CONSERVATIVE_19BIT || foff < -CONSERVATIVE_19BIT)
11494 return;
11495
11496 /* Concatenate opcode and sub-opcode for switch case.
11497 It may be MEM or ALU1. */
11498 opc_insn_gotoff = (N32_OP6 (insn) << 8) | (insn & 0xff);
11499 switch (opc_insn_gotoff)
11500 {
11501 case (N32_OP6_MEM << 8) | N32_MEM_LW:
11502 /* 4-byte aligned. */
11503 insn = N32_TYPE1 (HWGP, N32_RT5 (insn), __MF (6, 17, 3));
11504 irel->r_info =
11505 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA17S2_RELA);
11506 break;
11507 case (N32_OP6_MEM << 8) | N32_MEM_SW:
11508 insn = N32_TYPE1 (HWGP, N32_RT5 (insn), __MF (7, 17, 3));
11509 irel->r_info =
11510 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA17S2_RELA);
11511 break;
11512 case (N32_OP6_MEM << 8) | N32_MEM_LH:
11513 /* 2-byte aligned. */
11514 insn = N32_TYPE1 (HWGP, N32_RT5 (insn), 0);
11515 irel->r_info =
11516 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA18S1_RELA);
11517 break;
11518 case (N32_OP6_MEM << 8) | N32_MEM_LHS:
11519 insn = N32_TYPE1 (HWGP, N32_RT5 (insn), __BIT (18));
11520 irel->r_info =
11521 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA18S1_RELA);
11522 break;
11523 case (N32_OP6_MEM << 8) | N32_MEM_SH:
11524 insn = N32_TYPE1 (HWGP, N32_RT5 (insn), __BIT (19));
11525 irel->r_info =
11526 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA18S1_RELA);
11527 break;
11528 case (N32_OP6_MEM << 8) | N32_MEM_LB:
11529 /* 1-byte aligned. */
11530 insn = N32_TYPE1 (LBGP, N32_RT5 (insn), 0);
11531 irel->r_info =
11532 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA19S0_RELA);
11533 break;
11534 case (N32_OP6_MEM << 8) | N32_MEM_LBS:
11535 insn = N32_TYPE1 (LBGP, N32_RT5 (insn), __BIT (19));
11536 irel->r_info =
11537 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA19S0_RELA);
11538 break;
11539 case (N32_OP6_MEM << 8) | N32_MEM_SB:
11540 insn = N32_TYPE1 (SBGP, N32_RT5 (insn), 0);
11541 irel->r_info =
11542 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA19S0_RELA);
11543 break;
11544 case (N32_OP6_ALU1 << 8) | N32_ALU1_ADD:
11545 insn = N32_TYPE1 (SBGP, N32_RT5 (insn), __BIT (19));
11546 irel->r_info =
11547 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_SDA19S0_RELA);
11548 break;
11549 default:
11550 return;
11551 }
11552
11553 bfd_putb32 (insn, contents + laddr);
11554 if (i1_irelfn != irelend)
11555 {
11556 i1_irelfn->r_addend |= 1;
11557 *again = TRUE;
11558 }
11559 if ((i2_irelfn = find_relocs_at_address (irel, internal_relocs, irelend,
11560 R_NDS32_INSN16)) != irelend)
11561 i2_irelfn->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
11562
11563}
11564
11565static bfd_boolean
11566nds32_relax_adjust_label (bfd *abfd, asection *sec,
11567 Elf_Internal_Rela *internal_relocs,
11568 bfd_byte *contents,
11569 nds32_elf_blank_t **relax_blank_list,
11570 int optimize, int opt_size)
11571{
11572 /* This code block is used to adjust 4-byte alignment by relax a pair
11573 of instruction a time.
11574
11575 It recognizes three types of relocations.
11576 1. R_NDS32_LABEL - a aligment.
11577 2. R_NDS32_INSN16 - relax a 32-bit instruction to 16-bit.
11578 3. is_16bit_NOP () - remove a 16-bit instruction. */
11579
11580 /* TODO: It seems currently implementation only support 4-byte aligment.
11581 We should handle any-aligment. */
11582
11583 Elf_Internal_Rela *insn_rel = NULL, *label_rel = NULL, *irel;
11584 Elf_Internal_Rela *tmp_rel, *tmp2_rel = NULL;
11585 Elf_Internal_Rela rel_temp;
11586 Elf_Internal_Rela *irelend;
11587 bfd_vma address;
11588 uint16_t insn16;
11589
11590 /* Checking for branch relaxation relies on the relocations to
11591 be sorted on 'r_offset'. This is not guaranteed so we must sort. */
11592 nds32_insertion_sort (internal_relocs, sec->reloc_count,
11593 sizeof (Elf_Internal_Rela), compar_reloc);
11594
11595 irelend = internal_relocs + sec->reloc_count;
11596
11597 /* Force R_NDS32_LABEL before R_NDS32_INSN16. */
11598 /* FIXME: Can we generate the right order in assembler?
11599 So we don't have to swapping them here. */
11600
11601 for (label_rel = internal_relocs, insn_rel = internal_relocs;
11602 label_rel < irelend; label_rel++)
11603 {
11604 if (ELF32_R_TYPE (label_rel->r_info) != R_NDS32_LABEL)
11605 continue;
11606
11607 /* Find the first reloc has the same offset with label_rel. */
11608 while (insn_rel < irelend && insn_rel->r_offset < label_rel->r_offset)
11609 insn_rel++;
11610
11611 for (;insn_rel < irelend && insn_rel->r_offset == label_rel->r_offset;
11612 insn_rel++)
11613 /* Check if there were R_NDS32_INSN16 and R_NDS32_LABEL at the same
11614 address. */
11615 if (ELF32_R_TYPE (insn_rel->r_info) == R_NDS32_INSN16)
11616 break;
11617
11618 if (insn_rel < irelend && insn_rel->r_offset == label_rel->r_offset
11619 && insn_rel < label_rel)
11620 {
11621 /* Swap the two reloc if the R_NDS32_INSN16 is
11622 before R_NDS32_LABEL. */
11623 memcpy (&rel_temp, insn_rel, sizeof (Elf_Internal_Rela));
11624 memcpy (insn_rel, label_rel, sizeof (Elf_Internal_Rela));
11625 memcpy (label_rel, &rel_temp, sizeof (Elf_Internal_Rela));
11626 }
11627 }
11628
11629 label_rel = NULL;
11630 insn_rel = NULL;
11631 /* If there were a sequence of R_NDS32_LABEL end up with .align 2
11632 or higher, remove other R_NDS32_LABEL with lower alignment.
11633 If an R_NDS32_INSN16 in between R_NDS32_LABELs must be converted,
11634 then the R_NDS32_LABEL sequence is broke. */
11635 for (tmp_rel = internal_relocs; tmp_rel < irelend; tmp_rel++)
11636 {
11637 if (ELF32_R_TYPE (tmp_rel->r_info) == R_NDS32_LABEL)
11638 {
11639 if (label_rel == NULL)
11640 {
11641 if (tmp_rel->r_addend < 2)
11642 label_rel = tmp_rel;
11643 continue;
11644 }
11645 else if (tmp_rel->r_addend > 1)
11646 {
11647 /* Remove all LABEL relocation from label_rel to tmp_rel
11648 including relocations with same offset as tmp_rel. */
11649 for (tmp2_rel = label_rel; tmp2_rel < tmp_rel
11650 || tmp2_rel->r_offset == tmp_rel->r_offset; tmp2_rel++)
11651 {
11652 if (ELF32_R_TYPE (tmp2_rel->r_info) == R_NDS32_LABEL
11653 && tmp2_rel->r_addend < 2)
11654 tmp2_rel->r_info =
11655 ELF32_R_INFO (ELF32_R_SYM (tmp2_rel->r_info),
11656 R_NDS32_NONE);
11657 }
11658 label_rel = NULL;
11659 }
11660 }
11661 else if (ELF32_R_TYPE (tmp_rel->r_info) == R_NDS32_INSN16 && label_rel)
11662 {
11663 /* A new INSN16 which can be converted, so clear label_rel. */
11664 if (is_convert_32_to_16 (abfd, sec, tmp_rel, internal_relocs,
11665 irelend, &insn16)
11666 || is_16bit_NOP (abfd, sec, tmp_rel))
11667 label_rel = NULL;
11668 }
11669 }
11670
11671 label_rel = NULL;
11672 insn_rel = NULL;
11673 /* Optimized for speed and nothing has not been relaxed.
11674 It's time to align labels.
11675 We may convert a 16-bit instruction right before a label to
11676 32-bit, in order to align the label if necessary
11677 all reloc entries has been sorted by r_offset. */
11678 for (irel = internal_relocs; irel < irelend; irel++)
11679 {
11680 if (ELF32_R_TYPE (irel->r_info) != R_NDS32_INSN16
11681 && ELF32_R_TYPE (irel->r_info) != R_NDS32_LABEL)
11682 continue;
11683
11684 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_INSN16)
11685 {
11686 /* A new INSN16 found, resize the old one. */
11687 if (is_convert_32_to_16
11688 (abfd, sec, irel, internal_relocs, irelend, &insn16)
11689 || is_16bit_NOP (abfd, sec, irel))
11690 {
11691 if (insn_rel)
11692 {
11693 /* Previous INSN16 reloc exists, reduce its
11694 size to 16-bit. */
11695 if (is_convert_32_to_16 (abfd, sec, insn_rel, internal_relocs,
11696 irelend, &insn16))
35c08157 11697 {
1c8f6a4d
KLC
11698 nds32_elf_write_16 (abfd, contents, insn_rel,
11699 internal_relocs, irelend, insn16);
11700
11701 if (!insert_nds32_elf_blank_recalc_total
11702 (relax_blank_list, insn_rel->r_offset + 2, 2))
11703 return FALSE;
11704 }
11705 else if (is_16bit_NOP (abfd, sec, insn_rel))
11706 {
11707 if (!insert_nds32_elf_blank_recalc_total
11708 (relax_blank_list, insn_rel->r_offset, 2))
11709 return FALSE;
11710 }
11711 insn_rel->r_info =
11712 ELF32_R_INFO (ELF32_R_SYM (insn_rel->r_info), R_NDS32_NONE);
11713 }
11714 /* Save the new one for later use. */
11715 insn_rel = irel;
11716 }
11717 else
11718 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info),
11719 R_NDS32_NONE);
11720 }
11721 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_LABEL)
11722 {
11723 /* Search for label. */
11724 int force_relax = 0;
11725
11726 /* Label on 16-bit instruction or optimization
11727 needless, just reset this reloc. */
11728 insn16 = bfd_getb16 (contents + irel->r_offset);
11729 if ((irel->r_addend & 0x1f) < 2 && (!optimize || (insn16 & 0x8000)))
11730 {
11731 irel->r_info =
11732 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_NDS32_NONE);
11733 continue;
11734 }
11735
11736 address =
11737 irel->r_offset - get_nds32_elf_blank_total (relax_blank_list,
11738 irel->r_offset, 1);
11739
11740 if (!insn_rel)
11741 {
11742 /* Check if there is case which can not be aligned. */
11743 if (irel->r_addend == 2 && address & 0x2)
11744 return FALSE;
11745 continue;
11746 }
11747
11748 /* Try to align this label. */
11749
11750 if ((irel->r_addend & 0x1f) < 2)
11751 {
11752 /* Check if there is a INSN16 at the same address.
11753 Label_rel always seats before insn_rel after
11754 our sort. */
11755
11756 /* Search for INSN16 at LABEL location. If INSN16 is at
11757 same location and this LABEL alignment is lower than 2,
11758 the INSN16 can be converted to 2-byte. */
11759 for (tmp_rel = irel;
11760 tmp_rel < irelend && tmp_rel->r_offset == irel->r_offset;
11761 tmp_rel++)
11762 {
11763 if (ELF32_R_TYPE (tmp_rel->r_info) == R_NDS32_INSN16
11764 && (is_convert_32_to_16
11765 (abfd, sec, tmp_rel, internal_relocs,
11766 irelend, &insn16)
11767 || is_16bit_NOP (abfd, sec, tmp_rel)))
11768 {
11769 force_relax = 1;
11770 break;
11771 }
11772 }
11773 }
11774
11775 if (force_relax || irel->r_addend == 1 || address & 0x2)
11776 {
11777 /* Label not aligned. */
11778 /* Previous reloc exists, reduce its size to 16-bit. */
11779 if (is_convert_32_to_16 (abfd, sec, insn_rel,
11780 internal_relocs, irelend, &insn16))
11781 {
11782 nds32_elf_write_16 (abfd, contents, insn_rel,
11783 internal_relocs, irelend, insn16);
11784
11785 if (!insert_nds32_elf_blank_recalc_total
11786 (relax_blank_list, insn_rel->r_offset + 2, 2))
11787 return FALSE;
11788 }
11789 else if (is_16bit_NOP (abfd, sec, insn_rel))
11790 {
11791 if (!insert_nds32_elf_blank_recalc_total
11792 (relax_blank_list, insn_rel->r_offset, 2))
11793 return FALSE;
11794 }
11795
11796 }
11797 /* INSN16 reloc is used. */
11798 insn_rel = NULL;
11799 }
11800 }
11801
11802 address =
11803 sec->size - get_nds32_elf_blank_total (relax_blank_list, sec->size, 0);
11804 if (insn_rel && (address & 0x2 || opt_size))
11805 {
11806 if (is_convert_32_to_16 (abfd, sec, insn_rel, internal_relocs,
11807 irelend, &insn16))
11808 {
11809 nds32_elf_write_16 (abfd, contents, insn_rel, internal_relocs,
11810 irelend, insn16);
11811 if (!insert_nds32_elf_blank_recalc_total
11812 (relax_blank_list, insn_rel->r_offset + 2, 2))
11813 return FALSE;
11814 insn_rel->r_info = ELF32_R_INFO (ELF32_R_SYM (insn_rel->r_info),
11815 R_NDS32_NONE);
11816 }
11817 else if (is_16bit_NOP (abfd, sec, insn_rel))
11818 {
11819 if (!insert_nds32_elf_blank_recalc_total
11820 (relax_blank_list, insn_rel->r_offset, 2))
11821 return FALSE;
11822 insn_rel->r_info = ELF32_R_INFO (ELF32_R_SYM (insn_rel->r_info),
11823 R_NDS32_NONE);
11824 }
11825 }
11826 insn_rel = NULL;
11827 return TRUE;
11828}
11829
11830/* Pick relaxation round. */
11831
11832static int
11833nds32_elf_pick_relax (bfd_boolean init, asection *sec, bfd_boolean *again,
11834 struct elf_nds32_link_hash_table *table,
11835 struct bfd_link_info *link_info)
11836{
18393a2e
KLC
11837 static asection *final_sec, *first_sec = NULL;
11838 static bfd_boolean normal_again = FALSE;
1c8f6a4d
KLC
11839 static bfd_boolean set = FALSE;
11840 static bfd_boolean first = TRUE;
11841 int round_table[] = {
11842 NDS32_RELAX_NORMAL_ROUND,
11843 NDS32_RELAX_JUMP_IFC_ROUND,
11844 NDS32_RELAX_EX9_BUILD_ROUND,
11845 NDS32_RELAX_EX9_REPLACE_ROUND,
11846 };
11847 static int pass = 0;
11848 static int relax_round;
11849
18393a2e
KLC
11850 /* The new round. */
11851 if (init && first_sec == sec)
11852 {
11853 set = TRUE;
11854 normal_again = FALSE;
11855 }
11856
1c8f6a4d
KLC
11857 if (first)
11858 {
11859 /* Run an empty run to get the final section. */
11860 relax_round = NDS32_RELAX_EMPTY_ROUND;
11861
11862 /* It has to enter relax again because we can
11863 not make sure what the final turn is. */
11864 *again = TRUE;
18393a2e 11865
1c8f6a4d 11866 first = FALSE;
18393a2e 11867 first_sec = sec;
1c8f6a4d
KLC
11868 }
11869
18393a2e 11870 if (!set)
1c8f6a4d 11871 {
18393a2e 11872 /* Not reenter yet. */
1c8f6a4d
KLC
11873 final_sec = sec;
11874 return relax_round;
11875 }
11876
1c8f6a4d
KLC
11877 relax_round = round_table[pass];
11878
18393a2e
KLC
11879 if (!init && relax_round == NDS32_RELAX_NORMAL_ROUND && *again)
11880 normal_again = TRUE;
11881
1c8f6a4d
KLC
11882 if (!init && final_sec == sec)
11883 {
11884 switch (relax_round)
11885 {
11886 case NDS32_RELAX_NORMAL_ROUND:
18393a2e 11887 if (!normal_again)
1c8f6a4d
KLC
11888 {
11889 /* Normal relaxation done. */
11890 if (table->target_optimize & NDS32_RELAX_JUMP_IFC_ON)
11891 {
11892 pass++;
11893 *again = TRUE;
11894 }
11895 else if (table->target_optimize & NDS32_RELAX_EX9_ON)
11896 {
11897 pass += 2; /* NDS32_RELAX_EX9_BUILD_ROUND */
11898 *again = TRUE;
11899 }
11900 else if (table->ex9_import_file)
11901 {
11902 /* Import ex9 table. */
11903 if (table->update_ex9_table)
11904 pass += 2; /* NDS32_RELAX_EX9_BUILD_ROUND */
11905 else
11906 pass += 3; /* NDS32_RELAX_EX9_REPLACE_ROUND */
11907 nds32_elf_ex9_import_table (link_info);
11908 *again = TRUE;
11909 }
11910 }
11911 break;
11912 case NDS32_RELAX_JUMP_IFC_ROUND:
11913 if (!nds32_elf_ifc_finish (link_info))
11914 (*_bfd_error_handler) (_("error: Jump IFC Fail."));
11915 if (table->target_optimize & NDS32_RELAX_EX9_ON)
11916 {
11917 pass++;
11918 *again = TRUE;
11919 }
11920 break;
11921 case NDS32_RELAX_EX9_BUILD_ROUND:
11922 nds32_elf_ex9_finish (link_info);
11923 pass++;
11924 *again = TRUE;
11925 break;
11926 case NDS32_RELAX_EX9_REPLACE_ROUND:
11927 if (table->target_optimize & NDS32_RELAX_JUMP_IFC_ON)
11928 {
11929 /* Do jump IFC optimization again. */
11930 if (!nds32_elf_ifc_finish (link_info))
11931 (*_bfd_error_handler) (_("error: Jump IFC Fail."));
11932 }
11933 break;
11934 default:
11935 break;
11936 }
11937 }
11938
11939 return relax_round;
11940}
11941
11942static bfd_boolean
11943nds32_elf_relax_section (bfd *abfd, asection *sec,
11944 struct bfd_link_info *link_info, bfd_boolean *again)
11945{
11946 nds32_elf_blank_t *relax_blank_list = NULL;
11947 Elf_Internal_Shdr *symtab_hdr;
11948 Elf_Internal_Rela *internal_relocs;
11949 Elf_Internal_Rela *irel;
11950 Elf_Internal_Rela *irelend;
11951 Elf_Internal_Sym *isymbuf = NULL;
11952 bfd_byte *contents = NULL;
11953 bfd_boolean result = TRUE;
11954 int optimize = 0;
11955 int opt_size = 0;
11956 uint32_t insn;
11957 uint16_t insn16;
11958
11959 /* Target dependnet option. */
11960 struct elf_nds32_link_hash_table *table;
11961 int load_store_relax;
11962 int relax_round;
11963
11964 relax_blank_list = NULL;
11965
11966 *again = FALSE;
11967
11968 /* Nothing to do for
11969 * relocatable link or
11970 * non-relocatable section or
11971 * non-code section or
11972 * empty content or
11973 * no reloc entry. */
0e1862bb 11974 if (bfd_link_relocatable (link_info)
1c8f6a4d
KLC
11975 || (sec->flags & SEC_RELOC) == 0
11976 || (sec->flags & SEC_EXCLUDE) == 1
11977 || (sec->flags & SEC_CODE) == 0
11978 || sec->size == 0)
11979 return TRUE;
11980
11981 /* 09.12.11 Workaround. */
11982 /* We have to adjust align for R_NDS32_LABEL if needed.
11983 The adjust approach only can fix 2-byte align once. */
11984 if (sec->alignment_power > 2)
11985 return TRUE;
11986
11987 /* The optimization type to do. */
11988
11989 table = nds32_elf_hash_table (link_info);
11990 relax_round = nds32_elf_pick_relax (TRUE, sec, again, table, link_info);
11991 switch (relax_round)
11992 {
11993 case NDS32_RELAX_JUMP_IFC_ROUND:
11994 /* Here is the entrance of ifc jump relaxation. */
11995 if (!nds32_elf_ifc_calc (link_info, abfd, sec))
11996 return FALSE;
11997 nds32_elf_pick_relax (FALSE, sec, again, table, link_info);
11998 return TRUE;
11999
12000 case NDS32_RELAX_EX9_BUILD_ROUND:
12001 /* Here is the entrance of ex9 relaxation. There are two pass of
12002 ex9 relaxation. The one is to traverse all instructions and build
12003 the hash table. The other one is to compare instructions and replace
12004 it by ex9.it. */
12005 if (!nds32_elf_ex9_build_hash_table (abfd, sec, link_info))
12006 return FALSE;
12007 nds32_elf_pick_relax (FALSE, sec, again, table, link_info);
12008 return TRUE;
12009
12010 case NDS32_RELAX_EX9_REPLACE_ROUND:
12011 if (!nds32_elf_ex9_replace_instruction (link_info, abfd, sec))
12012 return FALSE;
12013 return TRUE;
12014
12015 case NDS32_RELAX_EMPTY_ROUND:
12016 nds32_elf_pick_relax (FALSE, sec, again, table, link_info);
12017 return TRUE;
12018
12019 case NDS32_RELAX_NORMAL_ROUND:
12020 default:
12021 if (sec->reloc_count == 0)
12022 return TRUE;
12023 break;
12024 }
12025
12026 /* The begining of general relaxation. */
12027
12028 if (is_SDA_BASE_set == 0)
12029 {
12030 bfd_vma gp;
12031 is_SDA_BASE_set = 1;
12032 nds32_elf_final_sda_base (sec->output_section->owner, link_info,
12033 &gp, FALSE);
12034 relax_range_measurement (abfd);
12035 }
12036
12037 if (is_ITB_BASE_set == 0)
12038 {
12039 /* Set the _ITB_BASE_. */
12040 if (!nds32_elf_ex9_itb_base (link_info))
12041 {
12042 (*_bfd_error_handler) (_("%B: error: Cannot set _ITB_BASE_"), abfd);
12043 bfd_set_error (bfd_error_bad_value);
12044 }
12045 }
12046
12047 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
12048 /* Relocations MUST be kept in memory, because relaxation adjust them. */
12049 internal_relocs = _bfd_elf_link_read_relocs (abfd, sec, NULL, NULL,
12050 TRUE /* keep_memory */);
12051 if (internal_relocs == NULL)
12052 goto error_return;
12053
12054 irelend = internal_relocs + sec->reloc_count;
12055 irel = find_relocs_at_address (internal_relocs, internal_relocs,
12056 irelend, R_NDS32_RELAX_ENTRY);
12057
12058 if (irel == irelend)
12059 return TRUE;
12060
12061 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_ENTRY)
12062 {
12063 if (irel->r_addend & R_NDS32_RELAX_ENTRY_DISABLE_RELAX_FLAG)
18393a2e
KLC
12064 {
12065 nds32_elf_pick_relax (FALSE, sec, again, table, link_info);
12066 return TRUE;
12067 }
1c8f6a4d
KLC
12068
12069 if (irel->r_addend & R_NDS32_RELAX_ENTRY_OPTIMIZE_FLAG)
12070 optimize = 1;
12071
12072 if (irel->r_addend & R_NDS32_RELAX_ENTRY_OPTIMIZE_FOR_SPACE_FLAG)
12073 opt_size = 1;
12074 }
12075
12076 load_store_relax = table->load_store_relax;
12077
12078 /* Get symbol table and section content. */
0c4bd9d9 12079 if (!nds32_get_section_contents (abfd, sec, &contents, TRUE)
1c8f6a4d
KLC
12080 || !nds32_get_local_syms (abfd, sec, &isymbuf))
12081 goto error_return;
12082
12083 /* Do relax loop only when finalize is not done.
12084 Take care of relaxable relocs except INSN16. */
12085 for (irel = internal_relocs; irel < irelend; irel++)
12086 {
12087 int seq_len; /* Original length of instruction sequence. */
12088 int insn_len = 0; /* Final length of instruction sequence. */
12089 bfd_boolean removed;
12090
12091 insn = 0;
12092 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_LABEL
12093 && (irel->r_addend & 0x1f) >= 2)
12094 optimize = 1;
12095
12096 /* Relocation Types
12097 R_NDS32_LONGCALL1 53
12098 R_NDS32_LONGCALL2 54
12099 R_NDS32_LONGCALL3 55
12100 R_NDS32_LONGJUMP1 56
12101 R_NDS32_LONGJUMP2 57
12102 R_NDS32_LONGJUMP3 58
12103 R_NDS32_LOADSTORE 59 */
12104 if (ELF32_R_TYPE (irel->r_info) >= R_NDS32_LONGCALL1
12105 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_LOADSTORE)
12106 seq_len = GET_SEQ_LEN (irel->r_addend);
12107
12108 /* Relocation Types
12109 R_NDS32_LONGCALL4 107
12110 R_NDS32_LONGCALL5 108
12111 R_NDS32_LONGCALL6 109
12112 R_NDS32_LONGJUMP4 110
12113 R_NDS32_LONGJUMP5 111
12114 R_NDS32_LONGJUMP6 112
12115 R_NDS32_LONGJUMP7 113 */
12116 else if (ELF32_R_TYPE (irel->r_info) >= R_NDS32_LONGCALL4
12117 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_LONGJUMP7)
12118 seq_len = 4;
12119
12120 /* Relocation Types
12121 R_NDS32_LO12S0_RELA 30
12122 R_NDS32_LO12S1_RELA 29
12123 R_NDS32_LO12S2_RELA 28
12124 R_NDS32_LO12S2_SP_RELA 71
12125 R_NDS32_LO12S2_DP_RELA 70
12126 R_NDS32_GOT_LO12 46
12127 R_NDS32_GOTOFF_LO12 50
12128 R_NDS32_PLTREL_LO12 65
12129 R_NDS32_PLT_GOTREL_LO12 67
12130 R_NDS32_17IFC_PCREL_RELA 96
12131 R_NDS32_GOT_SUFF 193
12132 R_NDS32_GOTOFF_SUFF 194
12133 R_NDS32_PLT_GOT_SUFF 195
12134 R_NDS32_MULCALL_SUFF 196
12135 R_NDS32_PTR 197 */
12136 else if ((ELF32_R_TYPE (irel->r_info) <= R_NDS32_LO12S0_RELA
12137 && ELF32_R_TYPE (irel->r_info) >= R_NDS32_LO12S2_RELA)
12138 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S2_SP_RELA
12139 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S2_DP_RELA
12140 || ELF32_R_TYPE (irel->r_info) == R_NDS32_GOT_LO12
12141 || ELF32_R_TYPE (irel->r_info) == R_NDS32_GOTOFF_LO12
12142 || ELF32_R_TYPE (irel->r_info) == R_NDS32_GOTPC_LO12
12143 || ELF32_R_TYPE (irel->r_info) == R_NDS32_PLTREL_LO12
12144 || ELF32_R_TYPE (irel->r_info) == R_NDS32_PLT_GOTREL_LO12
12145 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_GOT_SUFF
12146 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_PTR)
12147 || ELF32_R_TYPE (irel->r_info) == R_NDS32_17IFC_PCREL_RELA
12148 || ELF32_R_TYPE (irel->r_info) == R_NDS32_TLS_LE_LO12
12149 || ELF32_R_TYPE (irel->r_info) == R_NDS32_TLS_LE_ADD
12150 || ELF32_R_TYPE (irel->r_info) == R_NDS32_TLS_LE_LS)
12151 seq_len = 0;
12152 else
12153 continue;
12154
12155 insn_len = seq_len;
12156 removed = FALSE;
12157
12158 switch (ELF32_R_TYPE (irel->r_info))
12159 {
12160 case R_NDS32_LONGCALL1:
12161 removed = nds32_elf_relax_longcall1 (abfd, sec, irel, internal_relocs,
12162 &insn_len, contents, isymbuf,
12163 symtab_hdr);
12164 break;
12165 case R_NDS32_LONGCALL2:
12166 removed = nds32_elf_relax_longcall2 (abfd, sec, irel, internal_relocs,
12167 &insn_len, contents, isymbuf,
12168 symtab_hdr);
12169 break;
12170 case R_NDS32_LONGCALL3:
12171 removed = nds32_elf_relax_longcall3 (abfd, sec, irel, internal_relocs,
12172 &insn_len, contents, isymbuf,
12173 symtab_hdr);
12174 break;
12175 case R_NDS32_LONGJUMP1:
12176 removed = nds32_elf_relax_longjump1 (abfd, sec, irel, internal_relocs,
12177 &insn_len, contents, isymbuf,
12178 symtab_hdr);
12179 break;
12180 case R_NDS32_LONGJUMP2:
12181 removed = nds32_elf_relax_longjump2 (abfd, sec, irel, internal_relocs,
12182 &insn_len, contents, isymbuf,
12183 symtab_hdr);
12184 break;
12185 case R_NDS32_LONGJUMP3:
12186 removed = nds32_elf_relax_longjump3 (abfd, sec, irel, internal_relocs,
12187 &insn_len, contents, isymbuf,
12188 symtab_hdr);
12189 break;
12190 case R_NDS32_LONGCALL4:
12191 removed = nds32_elf_relax_longcall4 (abfd, sec, irel, internal_relocs,
12192 &insn_len, contents, isymbuf,
12193 symtab_hdr);
12194 break;
12195 case R_NDS32_LONGCALL5:
12196 removed = nds32_elf_relax_longcall5 (abfd, sec, irel, internal_relocs,
12197 &insn_len, contents, isymbuf,
12198 symtab_hdr);
12199 break;
12200 case R_NDS32_LONGCALL6:
12201 removed = nds32_elf_relax_longcall6 (abfd, sec, irel, internal_relocs,
12202 &insn_len, contents, isymbuf,
12203 symtab_hdr);
12204 break;
12205 case R_NDS32_LONGJUMP4:
12206 removed = nds32_elf_relax_longjump4 (abfd, sec, irel, internal_relocs,
12207 &insn_len, contents, isymbuf,
12208 symtab_hdr);
12209 break;
12210 case R_NDS32_LONGJUMP5:
12211 removed = nds32_elf_relax_longjump5 (abfd, sec, irel, internal_relocs,
12212 &insn_len, &seq_len, contents,
12213 isymbuf, symtab_hdr);
12214 break;
12215 case R_NDS32_LONGJUMP6:
12216 removed = nds32_elf_relax_longjump6 (abfd, sec, irel, internal_relocs,
12217 &insn_len, &seq_len, contents,
12218 isymbuf, symtab_hdr);
12219 break;
12220 case R_NDS32_LONGJUMP7:
12221 removed = nds32_elf_relax_longjump7 (abfd, sec, irel, internal_relocs,
12222 &insn_len, &seq_len, contents,
12223 isymbuf, symtab_hdr);
12224 break;
12225 case R_NDS32_LOADSTORE:
12226 removed = nds32_elf_relax_loadstore (link_info, abfd, sec, irel,
12227 internal_relocs, &insn_len,
12228 contents, isymbuf, symtab_hdr,
12229 load_store_relax);
12230 break;
12231 case R_NDS32_LO12S0_RELA:
12232 case R_NDS32_LO12S1_RELA:
12233 case R_NDS32_LO12S2_DP_RELA:
12234 case R_NDS32_LO12S2_SP_RELA:
12235 case R_NDS32_LO12S2_RELA:
12236 /* Relax for low part. */
12237 nds32_elf_relax_lo12 (link_info, abfd, sec, irel, internal_relocs,
12238 contents, isymbuf, symtab_hdr);
12239
12240 /* It is impossible to delete blank, so just continue. */
12241 continue;
12242 case R_NDS32_GOT_LO12:
12243 case R_NDS32_GOTOFF_LO12:
12244 case R_NDS32_PLTREL_LO12:
12245 case R_NDS32_PLT_GOTREL_LO12:
12246 case R_NDS32_GOTPC_LO12:
12247 /* Relax for PIC gp-relative low part. */
12248 nds32_elf_relax_piclo12 (link_info, abfd, sec, irel, contents,
12249 isymbuf, symtab_hdr);
35c08157 12250
1c8f6a4d
KLC
12251 /* It is impossible to delete blank, so just continue. */
12252 continue;
12253 case R_NDS32_TLS_LE_LO12:
12254 /* Relax for LE TLS low part. */
12255 nds32_elf_relax_letlslo12 (link_info, abfd, irel, contents,
12256 isymbuf, symtab_hdr);
35c08157 12257
1c8f6a4d
KLC
12258 /* It is impossible to delete blank, so just continue. */
12259 continue;
12260 case R_NDS32_TLS_LE_ADD:
12261 nds32_elf_relax_letlsadd (link_info, abfd, sec, irel, internal_relocs,
12262 contents, isymbuf, symtab_hdr, again);
12263 /* It is impossible to delete blank, so just continue. */
12264 continue;
12265 case R_NDS32_TLS_LE_LS:
12266 nds32_elf_relax_letlsls (link_info, abfd, sec, irel, internal_relocs,
12267 contents, isymbuf, symtab_hdr, again);
12268 continue;
12269 case R_NDS32_PTR:
12270 removed = nds32_elf_relax_ptr (abfd, sec, irel, internal_relocs,
12271 &insn_len, &seq_len, contents);
12272 break;
12273 case R_NDS32_PLT_GOT_SUFF:
12274 nds32_elf_relax_pltgot_suff (link_info, abfd, sec, irel,
12275 internal_relocs, contents,
12276 isymbuf, symtab_hdr, again);
12277 /* It is impossible to delete blank, so just continue. */
12278 continue;
12279 case R_NDS32_GOT_SUFF:
12280 nds32_elf_relax_got_suff (link_info, abfd, sec, irel,
12281 internal_relocs, contents,
12282 symtab_hdr, again);
12283 /* It is impossible to delete blank, so just continue. */
12284 continue;
12285 case R_NDS32_GOTOFF_SUFF:
12286 nds32_elf_relax_gotoff_suff (link_info, abfd, sec, irel,
12287 internal_relocs, contents,
12288 isymbuf, symtab_hdr, again);
12289 /* It is impossible to delete blank, so just continue. */
12290 continue;
12291 default:
12292 continue;
12293
12294 }
12295 if (removed && seq_len - insn_len > 0)
12296 {
12297 if (!insert_nds32_elf_blank
12298 (&relax_blank_list, irel->r_offset + insn_len,
12299 seq_len - insn_len))
12300 goto error_return;
12301 *again = TRUE;
35c08157 12302 }
1c8f6a4d
KLC
12303 }
12304
12305 calc_nds32_blank_total (relax_blank_list);
12306
12307 if (table->relax_fp_as_gp)
12308 {
12309 if (!nds32_relax_fp_as_gp (link_info, abfd, sec, internal_relocs,
12310 irelend, isymbuf))
12311 goto error_return;
35c08157 12312
1c8f6a4d 12313 if (*again == FALSE)
35c08157 12314 {
1c8f6a4d
KLC
12315 if (!nds32_fag_remove_unused_fpbase (abfd, sec, internal_relocs,
12316 irelend))
12317 goto error_return;
35c08157
KLC
12318 }
12319 }
1c8f6a4d
KLC
12320
12321 nds32_elf_pick_relax (FALSE, sec, again, table, link_info);
12322
12323 if (*again == FALSE)
12324 {
12325 if (!nds32_relax_adjust_label (abfd, sec, internal_relocs, contents,
12326 &relax_blank_list, optimize, opt_size))
12327 goto error_return;
12328 }
12329
12330 /* It doesn't matter optimize_for_space_no_align anymore.
35c08157
KLC
12331 If object file is assembled with flag '-Os',
12332 the we don't adjust jump-destination on 4-byte boundary. */
12333
12334 if (relax_blank_list)
12335 {
12336 nds32_elf_relax_delete_blanks (abfd, sec, relax_blank_list);
12337 relax_blank_list = NULL;
12338 }
12339
12340 if (*again == FALSE)
12341 {
12342 /* Closing the section, so we don't relax it anymore. */
12343 bfd_vma sec_size_align;
12344 Elf_Internal_Rela *tmp_rel;
12345
12346 /* Pad to alignment boundary. Only handle current section alignment. */
609332f1
NC
12347 sec_size_align = (sec->size + (~((-1U) << sec->alignment_power)))
12348 & ((-1U) << sec->alignment_power);
35c08157
KLC
12349 if ((sec_size_align - sec->size) & 0x2)
12350 {
12351 insn16 = NDS32_NOP16;
12352 bfd_putb16 (insn16, contents + sec->size);
12353 sec->size += 2;
12354 }
12355
12356 while (sec_size_align != sec->size)
12357 {
12358 insn = NDS32_NOP32;
12359 bfd_putb32 (insn, contents + sec->size);
12360 sec->size += 4;
12361 }
12362
1c8f6a4d
KLC
12363 tmp_rel = find_relocs_at_address (internal_relocs, internal_relocs,
12364 irelend, R_NDS32_RELAX_ENTRY);
35c08157
KLC
12365 if (tmp_rel != irelend)
12366 tmp_rel->r_addend |= R_NDS32_RELAX_ENTRY_DISABLE_RELAX_FLAG;
12367
12368 clean_nds32_elf_blank ();
12369 }
12370
12371finish:
12372 if (internal_relocs != NULL
12373 && elf_section_data (sec)->relocs != internal_relocs)
12374 free (internal_relocs);
12375
12376 if (contents != NULL
12377 && elf_section_data (sec)->this_hdr.contents != contents)
12378 free (contents);
12379
12380 if (isymbuf != NULL && symtab_hdr->contents != (bfd_byte *) isymbuf)
12381 free (isymbuf);
12382
12383 return result;
12384
12385error_return:
12386 result = FALSE;
12387 goto finish;
12388}
12389
12390static struct bfd_elf_special_section const nds32_elf_special_sections[] =
12391{
12392 {".sdata", 6, -2, SHT_PROGBITS, SHF_ALLOC + SHF_WRITE},
12393 {".sbss", 5, -2, SHT_NOBITS, SHF_ALLOC + SHF_WRITE},
12394 {NULL, 0, 0, 0, 0}
12395};
12396
12397static bfd_boolean
12398nds32_elf_output_arch_syms (bfd *output_bfd ATTRIBUTE_UNUSED,
12399 struct bfd_link_info *info,
12400 void *finfo ATTRIBUTE_UNUSED,
12401 bfd_boolean (*func) (void *, const char *,
12402 Elf_Internal_Sym *,
12403 asection *,
12404 struct elf_link_hash_entry *)
12405 ATTRIBUTE_UNUSED)
12406{
12407 FILE *sym_ld_script = NULL;
12408 struct elf_nds32_link_hash_table *table;
12409
12410 table = nds32_elf_hash_table (info);
12411 sym_ld_script = table->sym_ld_script;
12412
12413 if (check_start_export_sym)
12414 fprintf (sym_ld_script, "}\n");
12415
12416 return TRUE;
12417}
12418
12419static enum elf_reloc_type_class
12420nds32_elf_reloc_type_class (const struct bfd_link_info *info ATTRIBUTE_UNUSED,
12421 const asection *rel_sec ATTRIBUTE_UNUSED,
12422 const Elf_Internal_Rela *rela)
12423{
12424 switch ((int) ELF32_R_TYPE (rela->r_info))
12425 {
12426 case R_NDS32_RELATIVE:
12427 return reloc_class_relative;
12428 case R_NDS32_JMP_SLOT:
12429 return reloc_class_plt;
12430 case R_NDS32_COPY:
12431 return reloc_class_copy;
12432 default:
12433 return reloc_class_normal;
12434 }
12435}
12436
12437/* Put target dependent option into info hash table. */
12438void
12439bfd_elf32_nds32_set_target_option (struct bfd_link_info *link_info,
12440 int relax_fp_as_gp,
12441 int eliminate_gc_relocs,
12442 FILE * sym_ld_script, int load_store_relax,
12443 int target_optimize, int relax_status,
12444 int relax_round, FILE * ex9_export_file,
12445 FILE * ex9_import_file,
12446 int update_ex9_table, int ex9_limit,
12447 bfd_boolean ex9_loop_aware,
12448 bfd_boolean ifc_loop_aware)
12449{
12450 struct elf_nds32_link_hash_table *table;
12451
12452 table = nds32_elf_hash_table (link_info);
12453 if (table == NULL)
12454 return;
12455
12456 table->relax_fp_as_gp = relax_fp_as_gp;
12457 table->eliminate_gc_relocs = eliminate_gc_relocs;
12458 table->sym_ld_script = sym_ld_script;
12459 table ->load_store_relax = load_store_relax;
12460 table->target_optimize = target_optimize;
12461 table->relax_status = relax_status;
12462 table->relax_round = relax_round;
12463 table->ex9_export_file = ex9_export_file;
12464 table->ex9_import_file = ex9_import_file;
12465 table->update_ex9_table = update_ex9_table;
12466 table->ex9_limit = ex9_limit;
12467 table->ex9_loop_aware = ex9_loop_aware;
12468 table->ifc_loop_aware = ifc_loop_aware;
12469}
12470\f
12471/* These functions and data-structures are used for fp-as-gp
12472 optimization. */
12473
12474#define FAG_THRESHOLD 3 /* At least 3 gp-access. */
1c8f6a4d
KLC
12475/* lwi37.fp covers 508 bytes, but there may be 32-byte padding between
12476 the read-only section and read-write section. */
12477#define FAG_WINDOW (508 - 32)
35c08157
KLC
12478
12479/* An nds32_fag represent a gp-relative access.
12480 We find best fp-base by using a sliding window
12481 to find a base address which can cover most gp-access. */
12482struct nds32_fag
12483{
12484 struct nds32_fag *next; /* NULL-teminated linked list. */
12485 bfd_vma addr; /* The address of this fag. */
12486 Elf_Internal_Rela **relas; /* The relocations associated with this fag.
12487 It is used for applying FP7U2_FLAG. */
12488 int count; /* How many times this address is referred.
12489 There should be exactly `count' relocations
12490 in relas. */
12491 int relas_capcity; /* The buffer size of relas.
12492 We use an array instead of linked-list,
12493 and realloc is used to adjust buffer size. */
12494};
12495
12496static void
12497nds32_fag_init (struct nds32_fag *head)
12498{
12499 memset (head, 0, sizeof (struct nds32_fag));
12500}
12501
12502static void
12503nds32_fag_verify (struct nds32_fag *head)
12504{
12505 struct nds32_fag *iter;
12506 struct nds32_fag *prev;
12507
12508 prev = NULL;
12509 iter = head->next;
12510 while (iter)
12511 {
12512 if (prev && prev->addr >= iter->addr)
12513 puts ("Bug in fp-as-gp insertion.");
12514 prev = iter;
12515 iter = iter->next;
12516 }
12517}
12518
12519/* Insert a fag in ascending order.
12520 If a fag of the same address already exists,
12521 they are chained by relas array. */
12522
12523static void
12524nds32_fag_insert (struct nds32_fag *head, bfd_vma addr,
12525 Elf_Internal_Rela * rel)
12526{
12527 struct nds32_fag *iter;
12528 struct nds32_fag *new_fag;
12529 const int INIT_RELAS_CAP = 4;
12530
12531 for (iter = head;
12532 iter->next && iter->next->addr <= addr;
12533 iter = iter->next)
12534 /* Find somewhere to insert. */ ;
12535
12536 /* `iter' will be equal to `head' if the list is empty. */
12537 if (iter != head && iter->addr == addr)
12538 {
12539 /* The address exists in the list.
12540 Insert `rel' into relocation list, relas. */
12541
12542 /* Check whether relas is big enough. */
12543 if (iter->count >= iter->relas_capcity)
12544 {
12545 iter->relas_capcity *= 2;
12546 iter->relas = bfd_realloc
12547 (iter->relas, iter->relas_capcity * sizeof (void *));
12548 }
12549 iter->relas[iter->count++] = rel;
12550 return;
12551 }
12552
12553 /* This is a new address. Create a fag node for it. */
12554 new_fag = bfd_malloc (sizeof (struct nds32_fag));
12555 memset (new_fag, 0, sizeof (*new_fag));
12556 new_fag->addr = addr;
12557 new_fag->count = 1;
12558 new_fag->next = iter->next;
12559 new_fag->relas_capcity = INIT_RELAS_CAP;
12560 new_fag->relas = (Elf_Internal_Rela **)
12561 bfd_malloc (new_fag->relas_capcity * sizeof (void *));
12562 new_fag->relas[0] = rel;
12563 iter->next = new_fag;
12564
12565 nds32_fag_verify (head);
12566}
12567
12568static void
12569nds32_fag_free_list (struct nds32_fag *head)
12570{
12571 struct nds32_fag *iter;
12572
12573 iter = head->next;
12574 while (iter)
12575 {
12576 struct nds32_fag *tmp = iter;
12577 iter = iter->next;
12578 free (tmp->relas);
12579 tmp->relas = NULL;
12580 free (tmp);
12581 }
12582}
12583
35c08157
KLC
12584/* Find the best fp-base address.
12585 The relocation associated with that address is returned,
12586 so we can track the symbol instead of a fixed address.
12587
12588 When relaxation, the address of an datum may change,
12589 because a text section is shrinked, so the data section
1c8f6a4d 12590 moves forward. If the aligments of text and data section
35c08157
KLC
12591 are different, their distance may change too.
12592 Therefore, tracking a fixed address is not appriate. */
12593
12594static int
12595nds32_fag_find_base (struct nds32_fag *head, struct nds32_fag **bestpp)
12596{
12597 struct nds32_fag *base; /* First fag in the window. */
12598 struct nds32_fag *last; /* First fag outside the window. */
12599 int accu = 0; /* Usage accumulation. */
12600 struct nds32_fag *best; /* Best fag. */
12601 int baccu = 0; /* Best accumulation. */
12602
12603 /* Use first fag for initial, and find the last fag in the window.
12604
12605 In each iteration, we could simply subtract previous fag
12606 and accumulate following fags which are inside the window,
12607 untill we each the end. */
12608
1c8f6a4d
KLC
12609 if (head->next == NULL)
12610 {
12611 *bestpp = NULL;
12612 return 0;
12613 }
35c08157
KLC
12614
12615 /* Initialize base. */
12616 base = head->next;
12617 best = base;
12618 for (last = base;
12619 last && last->addr < base->addr + FAG_WINDOW;
12620 last = last->next)
12621 accu += last->count;
12622
12623 baccu = accu;
12624
12625 /* Record the best base in each iteration. */
12626 while (base->next)
1c8f6a4d
KLC
12627 {
12628 accu -= base->count;
12629 base = base->next;
12630 /* Account fags in window. */
12631 for (/* Nothing. */;
12632 last && last->addr < base->addr + FAG_WINDOW;
12633 last = last->next)
12634 accu += last->count;
12635
12636 /* A better fp-base? */
12637 if (accu > baccu)
12638 {
12639 best = base;
12640 baccu = accu;
12641 }
12642 }
35c08157
KLC
12643
12644 if (bestpp)
12645 *bestpp = best;
12646 return baccu;
12647}
12648
12649/* Apply R_NDS32_INSN16_FP7U2_FLAG on gp-relative accesses,
12650 so we can convert it fo fp-relative access later.
12651 `best_fag' is the best fp-base. Only those inside the window
12652 of best_fag is applied the flag. */
12653
12654static bfd_boolean
12655nds32_fag_mark_relax (struct bfd_link_info *link_info,
12656 bfd *abfd, struct nds32_fag *best_fag,
12657 Elf_Internal_Rela *internal_relocs,
12658 Elf_Internal_Rela *irelend)
12659{
12660 struct nds32_fag *ifag;
12661 bfd_vma best_fpbase, gp;
12662 bfd *output_bfd;
12663
12664 output_bfd = abfd->sections->output_section->owner;
12665 nds32_elf_final_sda_base (output_bfd, link_info, &gp, FALSE);
12666 best_fpbase = best_fag->addr;
12667
1c8f6a4d
KLC
12668 if (best_fpbase > gp + sdata_range[1][1]
12669 || best_fpbase < gp - sdata_range[1][0])
35c08157
KLC
12670 return FALSE;
12671
12672 /* Mark these inside the window R_NDS32_INSN16_FP7U2_FLAG flag,
12673 so we know they can be converted to lwi37.fp. */
12674 for (ifag = best_fag;
12675 ifag && ifag->addr < best_fpbase + FAG_WINDOW; ifag = ifag->next)
12676 {
12677 int i;
12678
12679 for (i = 0; i < ifag->count; i++)
12680 {
12681 Elf_Internal_Rela *insn16_rel;
12682 Elf_Internal_Rela *fag_rel;
12683
12684 fag_rel = ifag->relas[i];
12685
12686 /* Only if this is within the WINDOWS, FP7U2_FLAG
12687 is applied. */
12688
12689 insn16_rel = find_relocs_at_address
12690 (fag_rel, internal_relocs, irelend, R_NDS32_INSN16);
12691
12692 if (insn16_rel != irelend)
12693 insn16_rel->r_addend = R_NDS32_INSN16_FP7U2_FLAG;
12694 }
12695 }
12696 return TRUE;
12697}
12698
1c8f6a4d
KLC
12699/* Reset INSN16 to clean fp as gp. */
12700
12701static void
12702nds32_fag_unmark_relax (struct nds32_fag *fag,
12703 Elf_Internal_Rela *internal_relocs,
12704 Elf_Internal_Rela *irelend)
12705{
12706 struct nds32_fag *ifag;
12707 int i;
12708 Elf_Internal_Rela *insn16_rel;
12709 Elf_Internal_Rela *fag_rel;
12710
12711 for (ifag = fag; ifag; ifag = ifag->next)
12712 {
12713 for (i = 0; i < ifag->count; i++)
12714 {
12715 fag_rel = ifag->relas[i];
12716
12717 /* Restore the INSN16 relocation. */
12718 insn16_rel = find_relocs_at_address
12719 (fag_rel, internal_relocs, irelend, R_NDS32_INSN16);
12720
12721 if (insn16_rel != irelend)
12722 insn16_rel->r_addend &= ~R_NDS32_INSN16_FP7U2_FLAG;
12723 }
12724 }
12725}
12726
35c08157
KLC
12727/* This is the main function of fp-as-gp optimization.
12728 It should be called by relax_section. */
12729
12730static bfd_boolean
12731nds32_relax_fp_as_gp (struct bfd_link_info *link_info,
12732 bfd *abfd, asection *sec,
12733 Elf_Internal_Rela *internal_relocs,
12734 Elf_Internal_Rela *irelend,
12735 Elf_Internal_Sym *isymbuf)
12736{
12737 Elf_Internal_Rela *begin_rel = NULL;
12738 Elf_Internal_Rela *irel;
12739 struct nds32_fag fag_head;
12740 Elf_Internal_Shdr *symtab_hdr;
12741 bfd_byte *contents;
1c8f6a4d 12742 bfd_boolean ifc_inside = FALSE;
35c08157
KLC
12743
12744 /* FIXME: Can we bfd_elf_link_read_relocs for the relocs? */
12745
12746 /* Per-function fp-base selection.
12747 1. Create a list for all the gp-relative access.
12748 2. Base on those gp-relative address,
12749 find a fp-base which can cover most access.
12750 3. Use the fp-base for fp-as-gp relaxation.
12751
12752 NOTE: If fp-as-gp is not worth to do, (e.g., less than 3 times),
12753 we should
12754 1. delete the `la $fp, _FP_BASE_' instruction and
12755 2. not convert lwi.gp to lwi37.fp.
12756
12757 To delete the _FP_BASE_ instruction, we simply apply
12758 R_NDS32_RELAX_REGION_NOT_OMIT_FP_FLAG flag in the r_addend to disable it.
12759
12760 To suppress the conversion, we simply NOT to apply
12761 R_NDS32_INSN16_FP7U2_FLAG flag. */
12762
12763 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
12764
0c4bd9d9 12765 if (!nds32_get_section_contents (abfd, sec, &contents, TRUE)
35c08157
KLC
12766 || !nds32_get_local_syms (abfd, sec, &isymbuf))
12767 return FALSE;
12768
12769 /* Check whether it is worth for fp-as-gp optimization,
12770 i.e., at least 3 gp-load.
12771
12772 Set R_NDS32_RELAX_REGION_NOT_OMIT_FP_FLAG if we should NOT
12773 apply this optimization. */
12774
12775 for (irel = internal_relocs; irel < irelend; irel++)
12776 {
12777 /* We recognize R_NDS32_RELAX_REGION_BEGIN/_END for the region.
12778 One we enter the begin of the region, we track all the LW/ST
12779 instructions, so when we leave the region, we try to find
12780 the best fp-base address for those LW/ST instructions. */
12781
12782 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_BEGIN
12783 && (irel->r_addend & R_NDS32_RELAX_REGION_OMIT_FP_FLAG))
12784 {
12785 /* Begin of the region. */
12786 if (begin_rel)
12787 (*_bfd_error_handler) (_("%B: Nested OMIT_FP in %A."), abfd, sec);
12788
12789 begin_rel = irel;
12790 nds32_fag_init (&fag_head);
1c8f6a4d 12791 ifc_inside = FALSE;
35c08157
KLC
12792 }
12793 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_END
12794 && (irel->r_addend & R_NDS32_RELAX_REGION_OMIT_FP_FLAG))
12795 {
12796 int accu;
1c8f6a4d 12797 struct nds32_fag *best_fag, *tmp_fag;
35c08157
KLC
12798 int dist;
12799
12800 /* End of the region.
12801 Check whether it is worth to do fp-as-gp. */
12802
12803 if (begin_rel == NULL)
12804 {
12805 (*_bfd_error_handler) (_("%B: Unmatched OMIT_FP in %A."), abfd, sec);
12806 continue;
12807 }
12808
12809 accu = nds32_fag_find_base (&fag_head, &best_fag);
12810
1c8f6a4d
KLC
12811 /* Clean FP7U2_FLAG because they may set ever. */
12812 tmp_fag = fag_head.next;
12813 nds32_fag_unmark_relax (tmp_fag, internal_relocs, irelend);
12814
35c08157
KLC
12815 /* Check if it is worth, and FP_BASE is near enough to SDA_BASE. */
12816 if (accu < FAG_THRESHOLD
12817 || !nds32_fag_mark_relax (link_info, abfd, best_fag,
12818 internal_relocs, irelend))
12819 {
12820 /* Not worth to do fp-as-gp. */
12821 begin_rel->r_addend |= R_NDS32_RELAX_REGION_NOT_OMIT_FP_FLAG;
12822 begin_rel->r_addend &= ~R_NDS32_RELAX_REGION_OMIT_FP_FLAG;
12823 irel->r_addend |= R_NDS32_RELAX_REGION_NOT_OMIT_FP_FLAG;
12824 irel->r_addend &= ~R_NDS32_RELAX_REGION_OMIT_FP_FLAG;
12825 nds32_fag_free_list (&fag_head);
12826 begin_rel = NULL;
12827 continue;
12828 }
12829
12830 /* R_SYM of R_NDS32_RELAX_REGION_BEGIN is not used by assembler,
12831 so we use it to record the distance to the reloction of best
12832 fp-base. */
12833 dist = best_fag->relas[0] - begin_rel;
12834 BFD_ASSERT (dist > 0 && dist < 0xffffff);
12835 /* Use high 16 bits of addend to record the _FP_BASE_ matched
12836 relocation. And get the base value when relocating. */
1c8f6a4d 12837 begin_rel->r_addend &= (0x1 << 16) - 1;
35c08157
KLC
12838 begin_rel->r_addend |= dist << 16;
12839
12840 nds32_fag_free_list (&fag_head);
12841 begin_rel = NULL;
12842 }
12843
1c8f6a4d 12844 if (begin_rel == NULL || ifc_inside)
35c08157
KLC
12845 /* Skip if we are not in the region of fp-as-gp. */
12846 continue;
12847
12848 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_SDA15S2_RELA
12849 || ELF32_R_TYPE (irel->r_info) == R_NDS32_SDA17S2_RELA)
12850 {
12851 bfd_vma addr;
12852 uint32_t insn;
12853
12854 /* A gp-relative access is found. Insert it to the fag-list. */
12855
12856 /* Rt is necessary an RT3, so it can be converted to lwi37.fp. */
12857 insn = bfd_getb32 (contents + irel->r_offset);
12858 if (!N32_IS_RT3 (insn))
12859 continue;
12860
12861 addr = calculate_memory_address (abfd, irel, isymbuf, symtab_hdr);
12862 nds32_fag_insert (&fag_head, addr, irel);
12863 }
12864 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_SDA_FP7U2_RELA)
12865 {
12866 begin_rel = NULL;
12867 }
1c8f6a4d
KLC
12868 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_17IFC_PCREL_RELA
12869 || ELF32_R_TYPE (irel->r_info) == R_NDS32_10IFCU_PCREL_RELA)
12870 {
12871 /* Suppress fp as gp when encounter ifc. */
12872 ifc_inside = TRUE;
12873 }
35c08157
KLC
12874 }
12875
12876 return TRUE;
12877}
12878
12879/* Remove unused `la $fp, _FD_BASE_' instruction. */
12880
12881static bfd_boolean
12882nds32_fag_remove_unused_fpbase (bfd *abfd, asection *sec,
12883 Elf_Internal_Rela *internal_relocs,
12884 Elf_Internal_Rela *irelend)
12885{
12886 Elf_Internal_Rela *irel;
12887 Elf_Internal_Shdr *symtab_hdr;
12888 bfd_byte *contents = NULL;
12889 nds32_elf_blank_t *relax_blank_list = NULL;
12890 bfd_boolean result = TRUE;
12891 bfd_boolean unused_region = FALSE;
12892
12893 /*
12894 NOTE: Disable fp-as-gp if we encounter ifcall relocations.
12895 * R_NDS32_17IFC_PCREL_RELA
12896 * R_NDS32_10IFCU_PCREL_RELA
12897
12898 CASE??????????????
12899 */
12900
12901 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
0c4bd9d9 12902 nds32_get_section_contents (abfd, sec, &contents, TRUE);
35c08157
KLC
12903
12904 for (irel = internal_relocs; irel < irelend; irel++)
12905 {
12906 /* To remove unused fp-base, we simply find the REGION_NOT_OMIT_FP
12907 we marked to in previous pass.
12908 DO NOT scan relocations again, since we've alreadly decided it
12909 and set the flag. */
12910 const char *syname;
12911 int syndx;
12912 uint32_t insn;
12913
12914 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_BEGIN
12915 && (irel->r_addend & R_NDS32_RELAX_REGION_NOT_OMIT_FP_FLAG))
12916 unused_region = TRUE;
12917 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_END
12918 && (irel->r_addend & R_NDS32_RELAX_REGION_NOT_OMIT_FP_FLAG))
12919 unused_region = FALSE;
12920
12921 /* We're not in the region. */
12922 if (!unused_region)
12923 continue;
12924
12925 /* _FP_BASE_ must be a GLOBAL symbol. */
12926 syndx = ELF32_R_SYM (irel->r_info) - symtab_hdr->sh_info;
12927 if (ELF32_R_SYM (irel->r_info) < symtab_hdr->sh_info)
12928 continue;
12929
12930 /* The symbol name must be _FP_BASE_. */
12931 syname = elf_sym_hashes (abfd)[syndx]->root.root.string;
12932 if (strcmp (syname, FP_BASE_NAME) != 0)
12933 continue;
12934
12935 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_SDA19S0_RELA)
12936 {
12937 /* addi.gp $fp, -256 */
12938 insn = bfd_getb32 (contents + irel->r_offset);
12939 if (insn != INSN_ADDIGP_TO_FP)
12940 continue;
12941 }
12942 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_SDA15S0_RELA)
12943 {
12944 /* addi $fp, $gp, -256 */
12945 insn = bfd_getb32 (contents + irel->r_offset);
12946 if (insn != INSN_ADDI_GP_TO_FP)
12947 continue;
12948 }
12949 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_20_RELA)
12950 {
12951 /* movi $fp, FP_BASE */
12952 insn = bfd_getb32 (contents + irel->r_offset);
12953 if (insn != INSN_MOVI_TO_FP)
12954 continue;
12955 }
12956 else
12957 continue;
12958
12959 /* We got here because a FP_BASE instruction is found. */
12960 if (!insert_nds32_elf_blank_recalc_total
12961 (&relax_blank_list, irel->r_offset, 4))
12962 goto error_return;
12963 }
12964
12965finish:
12966 if (relax_blank_list)
12967 {
12968 nds32_elf_relax_delete_blanks (abfd, sec, relax_blank_list);
12969 relax_blank_list = NULL;
12970 }
12971 return result;
12972
12973error_return:
12974 result = FALSE;
12975 goto finish;
12976}
1c8f6a4d
KLC
12977
12978/* This is a version of bfd_generic_get_relocated_section_contents.
12979 We need this variety because relaxation will modify the dwarf
12980 infomation. When there is undefined symbol reference error mesage,
12981 linker need to dump line number where the symbol be used. However
12982 the address is be relaxed, it can not get the original dwarf contents.
12983 The variety only modify function call for reading in the section. */
12984
12985static bfd_byte *
12986nds32_elf_get_relocated_section_contents (bfd *abfd,
12987 struct bfd_link_info *link_info,
12988 struct bfd_link_order *link_order,
12989 bfd_byte *data,
12990 bfd_boolean relocatable,
12991 asymbol **symbols)
12992{
12993 bfd *input_bfd = link_order->u.indirect.section->owner;
12994 asection *input_section = link_order->u.indirect.section;
12995 long reloc_size;
12996 arelent **reloc_vector;
12997 long reloc_count;
12998
12999 reloc_size = bfd_get_reloc_upper_bound (input_bfd, input_section);
13000 if (reloc_size < 0)
13001 return NULL;
13002
13003 /* Read in the section. */
0c4bd9d9 13004 if (!nds32_get_section_contents (input_bfd, input_section, &data, FALSE))
1c8f6a4d
KLC
13005 return NULL;
13006
13007 if (reloc_size == 0)
13008 return data;
13009
13010 reloc_vector = (arelent **) bfd_malloc (reloc_size);
13011 if (reloc_vector == NULL)
13012 return NULL;
13013
13014 reloc_count = bfd_canonicalize_reloc (input_bfd, input_section,
13015 reloc_vector, symbols);
13016 if (reloc_count < 0)
13017 goto error_return;
13018
13019 if (reloc_count > 0)
13020 {
13021 arelent **parent;
13022 for (parent = reloc_vector; *parent != NULL; parent++)
13023 {
13024 char *error_message = NULL;
13025 asymbol *symbol;
13026 bfd_reloc_status_type r;
13027
13028 symbol = *(*parent)->sym_ptr_ptr;
13029 if (symbol->section && discarded_section (symbol->section))
13030 {
13031 bfd_byte *p;
13032 static reloc_howto_type none_howto
13033 = HOWTO (0, 0, 0, 0, FALSE, 0, complain_overflow_dont, NULL,
13034 "unused", FALSE, 0, 0, FALSE);
13035
13036 p = data + (*parent)->address * bfd_octets_per_byte (input_bfd);
13037 _bfd_clear_contents ((*parent)->howto, input_bfd, input_section,
13038 p);
13039 (*parent)->sym_ptr_ptr = bfd_abs_section_ptr->symbol_ptr_ptr;
13040 (*parent)->addend = 0;
13041 (*parent)->howto = &none_howto;
13042 r = bfd_reloc_ok;
13043 }
13044 else
13045 r = bfd_perform_relocation (input_bfd, *parent, data,
13046 input_section,
13047 relocatable ? abfd : NULL,
13048 &error_message);
13049
13050 if (relocatable)
13051 {
13052 asection *os = input_section->output_section;
13053
13054 /* A partial link, so keep the relocs. */
13055 os->orelocation[os->reloc_count] = *parent;
13056 os->reloc_count++;
13057 }
13058
13059 if (r != bfd_reloc_ok)
13060 {
13061 switch (r)
13062 {
13063 case bfd_reloc_undefined:
13064 if (!((*link_info->callbacks->undefined_symbol)
13065 (link_info, bfd_asymbol_name (*(*parent)->sym_ptr_ptr),
13066 input_bfd, input_section, (*parent)->address, TRUE)))
13067 goto error_return;
13068 break;
13069 case bfd_reloc_dangerous:
13070 BFD_ASSERT (error_message != NULL);
13071 if (!((*link_info->callbacks->reloc_dangerous)
13072 (link_info, error_message, input_bfd, input_section,
13073 (*parent)->address)))
13074 goto error_return;
13075 break;
13076 case bfd_reloc_overflow:
13077 if (!((*link_info->callbacks->reloc_overflow)
13078 (link_info, NULL,
13079 bfd_asymbol_name (*(*parent)->sym_ptr_ptr),
13080 (*parent)->howto->name, (*parent)->addend,
13081 input_bfd, input_section, (*parent)->address)))
13082 goto error_return;
13083 break;
13084 case bfd_reloc_outofrange:
13085 /* PR ld/13730:
13086 This error can result when processing some partially
13087 complete binaries. Do not abort, but issue an error
13088 message instead. */
13089 link_info->callbacks->einfo
13090 (_("%X%P: %B(%A): relocation \"%R\" goes out of range\n"),
13091 abfd, input_section, * parent);
13092 goto error_return;
13093
13094 default:
13095 abort ();
13096 break;
13097 }
13098 }
13099 }
13100 }
13101
13102 free (reloc_vector);
13103 return data;
13104
13105error_return:
13106 free (reloc_vector);
13107 return NULL;
13108}
35c08157
KLC
13109\f
13110/* Link-time IFC relaxation.
13111 In this optimization, we chains jump instructions
13112 of the same destination with ifcall. */
13113
13114
13115/* List to save jal and j relocation. */
13116struct elf_nds32_ifc_symbol_entry
13117{
13118 asection *sec;
13119 struct elf_link_hash_entry *h;
13120 struct elf_nds32_ifc_irel_list *irel_head;
13121 unsigned long insn;
13122 int times;
13123 int enable; /* Apply ifc. */
13124 int ex9_enable; /* Apply ifc after ex9. */
13125 struct elf_nds32_ifc_symbol_entry *next;
13126};
13127
13128struct elf_nds32_ifc_irel_list
13129{
13130 Elf_Internal_Rela *irel;
13131 asection *sec;
13132 bfd_vma addr;
13133 /* If this is set, then it is the last instruction for
13134 ifc-chain, so it must be keep for the actual branching. */
13135 int keep;
13136 struct elf_nds32_ifc_irel_list *next;
13137};
13138
13139static struct elf_nds32_ifc_symbol_entry *ifc_symbol_head = NULL;
13140
13141/* Insert symbol of jal and j for ifc. */
13142
13143static void
13144nds32_elf_ifc_insert_symbol (asection *sec,
13145 struct elf_link_hash_entry *h,
13146 Elf_Internal_Rela *irel,
13147 unsigned long insn)
13148{
13149 struct elf_nds32_ifc_symbol_entry *ptr = ifc_symbol_head;
13150
13151 /* Check there is target of existing entry the same as the new one. */
13152 while (ptr != NULL)
13153 {
13154 if (((h == NULL && ptr->sec == sec
13155 && ELF32_R_SYM (ptr->irel_head->irel->r_info) == ELF32_R_SYM (irel->r_info)
13156 && ptr->irel_head->irel->r_addend == irel->r_addend)
13157 || h != NULL)
13158 && ptr->h == h
13159 && ptr->insn == insn)
13160 {
13161 /* The same target exist, so insert into list. */
13162 struct elf_nds32_ifc_irel_list *irel_list = ptr->irel_head;
13163
13164 while (irel_list->next != NULL)
13165 irel_list = irel_list->next;
13166 irel_list->next = bfd_malloc (sizeof (struct elf_nds32_ifc_irel_list));
13167 irel_list = irel_list->next;
13168 irel_list->irel = irel;
13169 irel_list->keep = 1;
13170
13171 if (h == NULL)
13172 irel_list->sec = NULL;
13173 else
13174 irel_list->sec = sec;
13175 irel_list->next = NULL;
13176 return;
13177 }
13178 if (ptr->next == NULL)
13179 break;
13180 ptr = ptr->next;
13181 }
13182
13183 /* There is no same target entry, so build a new one. */
13184 if (ifc_symbol_head == NULL)
13185 {
13186 ifc_symbol_head = bfd_malloc (sizeof (struct elf_nds32_ifc_symbol_entry));
13187 ptr = ifc_symbol_head;
13188 }
13189 else
13190 {
13191 ptr->next = bfd_malloc (sizeof (struct elf_nds32_ifc_symbol_entry));
13192 ptr = ptr->next;
13193 }
13194
13195 ptr->h = h;
13196 ptr->irel_head = bfd_malloc (sizeof (struct elf_nds32_ifc_irel_list));
13197 ptr->irel_head->irel = irel;
13198 ptr->insn = insn;
13199 ptr->irel_head->keep = 1;
13200
13201 if (h == NULL)
13202 {
13203 /* Local symbols. */
13204 ptr->sec = sec;
13205 ptr->irel_head->sec = NULL;
13206 }
13207 else
13208 {
13209 /* Global symbol. */
13210 ptr->sec = NULL;
13211 ptr->irel_head->sec = sec;
13212 }
13213
13214 ptr->irel_head->next = NULL;
13215 ptr->times = 0;
13216 ptr->enable = 0;
13217 ptr->ex9_enable = 0;
13218 ptr->next = NULL;
13219}
13220
13221/* Gather all jal and j instructions. */
13222
13223static bfd_boolean
13224nds32_elf_ifc_calc (struct bfd_link_info *info,
13225 bfd *abfd, asection *sec)
13226{
13227 Elf_Internal_Rela *internal_relocs;
13228 Elf_Internal_Rela *irelend;
13229 Elf_Internal_Rela *irel;
13230 Elf_Internal_Shdr *symtab_hdr;
13231 bfd_byte *contents = NULL;
1c8f6a4d 13232 uint32_t insn, insn_with_reg;
35c08157
KLC
13233 unsigned long r_symndx;
13234 struct elf_link_hash_entry *h;
13235 struct elf_link_hash_entry **sym_hashes = elf_sym_hashes (abfd);
13236 struct elf_nds32_link_hash_table *table;
13237 bfd_boolean ifc_loop_aware;
13238
13239 internal_relocs = _bfd_elf_link_read_relocs (abfd, sec, NULL, NULL,
13240 TRUE /* keep_memory */);
13241 irelend = internal_relocs + sec->reloc_count;
13242 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
13243
13244 /* Check if the object enable ifc. */
13245 irel = find_relocs_at_address (internal_relocs, internal_relocs, irelend,
13246 R_NDS32_RELAX_ENTRY);
13247
13248 if (irel == NULL
13249 || irel >= irelend
13250 || ELF32_R_TYPE (irel->r_info) != R_NDS32_RELAX_ENTRY
13251 || (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_ENTRY
13252 && !(irel->r_addend & R_NDS32_RELAX_ENTRY_IFC_FLAG)))
13253 return TRUE;
13254
0c4bd9d9 13255 if (!nds32_get_section_contents (abfd, sec, &contents, TRUE))
35c08157
KLC
13256 return FALSE;
13257
13258 table = nds32_elf_hash_table (info);
13259 ifc_loop_aware = table->ifc_loop_aware;
13260 while (irel != NULL && irel < irelend)
13261 {
13262 /* Traverse all relocation and gather all of them to build the list. */
13263
13264 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_BEGIN)
13265 {
13266 if (ifc_loop_aware == 1
13267 && (irel->r_addend & R_NDS32_RELAX_REGION_INNERMOST_LOOP_FLAG) != 0)
13268 {
13269 /* Check the region if loop or not. If it is true and
13270 ifc-loop-aware is true, ignore the region till region end. */
13271 while (irel != NULL
13272 && irel < irelend
13273 && (ELF32_R_TYPE (irel->r_info) != R_NDS32_RELAX_REGION_END
13274 || (irel->r_addend & R_NDS32_RELAX_REGION_INNERMOST_LOOP_FLAG) != 0))
13275 irel++;
13276 }
13277 }
13278
13279 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_25_PCREL_RELA)
13280 {
13281 insn = bfd_getb32 (contents + irel->r_offset);
13282 nds32_elf_get_insn_with_reg (irel, insn, &insn_with_reg);
13283 r_symndx = ELF32_R_SYM (irel->r_info);
13284 if (r_symndx < symtab_hdr->sh_info)
13285 {
13286 /* Local symbol. */
13287 nds32_elf_ifc_insert_symbol (sec, NULL, irel, insn_with_reg);
13288 }
13289 else
13290 {
13291 /* External symbol. */
13292 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
13293 nds32_elf_ifc_insert_symbol (sec, h, irel, insn_with_reg);
13294 }
13295 }
13296 irel++;
13297 }
13298 return TRUE;
13299}
13300
13301/* Determine whether j and jal should be substituted. */
13302
13303static void
13304nds32_elf_ifc_filter (struct bfd_link_info *info)
13305{
13306 struct elf_nds32_ifc_symbol_entry *ptr = ifc_symbol_head;
13307 struct elf_nds32_ifc_irel_list *irel_ptr = NULL;
13308 struct elf_nds32_ifc_irel_list *irel_keeper = NULL;
13309 struct elf_nds32_link_hash_table *table;
13310 int target_optimize;
13311 bfd_vma address;
13312
13313 table = nds32_elf_hash_table (info);
13314 target_optimize = table->target_optimize;
13315 while (ptr)
13316 {
13317 irel_ptr = ptr->irel_head;
13318 if (ptr->h == NULL)
13319 {
13320 /* Local symbol. */
13321 irel_keeper = irel_ptr;
13322 while (irel_ptr && irel_ptr->next)
13323 {
13324 /* Check there is jump target can be used. */
13325 if ((irel_ptr->next->irel->r_offset
13326 - irel_keeper->irel->r_offset) > 1022)
13327 irel_keeper = irel_ptr->next;
13328 else
13329 {
13330 ptr->enable = 1;
13331 irel_ptr->keep = 0;
13332 }
13333 irel_ptr = irel_ptr->next;
13334 }
13335 }
13336 else
13337 {
1c8f6a4d
KLC
13338 /* Global symbol. */
13339 /* We have to get the absolute address and decide
13340 whether to keep it or not. */
35c08157
KLC
13341 while (irel_ptr)
13342 {
13343 address = (irel_ptr->irel->r_offset
13344 + irel_ptr->sec->output_section->vma
13345 + irel_ptr->sec->output_offset);
13346 irel_ptr->addr = address;
13347 irel_ptr = irel_ptr->next;
13348 }
13349
13350 irel_ptr = ptr->irel_head;
13351 while (irel_ptr)
13352 {
1c8f6a4d 13353 /* Sort by address. */
35c08157
KLC
13354 struct elf_nds32_ifc_irel_list *irel_dest = irel_ptr;
13355 struct elf_nds32_ifc_irel_list *irel_temp = irel_ptr;
13356 struct elf_nds32_ifc_irel_list *irel_ptr_prev = NULL;
13357 struct elf_nds32_ifc_irel_list *irel_dest_prev = NULL;
13358
1c8f6a4d 13359 /* Get the smallest one. */
35c08157
KLC
13360 while (irel_temp->next)
13361 {
13362 if (irel_temp->next->addr < irel_dest->addr)
13363 {
13364 irel_dest_prev = irel_temp;
13365 irel_dest = irel_temp->next;
13366 }
13367 irel_temp = irel_temp->next;
13368 }
1c8f6a4d 13369
35c08157
KLC
13370 if (irel_dest != irel_ptr)
13371 {
13372 if (irel_ptr_prev)
13373 irel_ptr_prev->next = irel_dest;
13374 if (irel_dest_prev)
13375 irel_dest_prev->next = irel_ptr;
13376 irel_temp = irel_ptr->next;
13377 irel_ptr->next = irel_dest->next;
13378 irel_dest->next = irel_temp;
13379 }
13380 irel_ptr_prev = irel_ptr;
13381 irel_ptr = irel_ptr->next;
13382 }
13383
13384 irel_ptr = ptr->irel_head;
13385 irel_keeper = irel_ptr;
13386 while (irel_ptr && irel_ptr->next)
13387 {
13388 if ((irel_ptr->next->addr - irel_keeper->addr) > 1022)
13389 irel_keeper = irel_ptr->next;
13390 else
13391 {
13392 ptr->enable = 1;
13393 irel_ptr->keep = 0;
13394 }
13395 irel_ptr = irel_ptr->next;
13396 }
13397 }
13398
1c8f6a4d 13399 /* Ex9 enable. Reserve it for ex9. */
35c08157
KLC
13400 if ((target_optimize & NDS32_RELAX_EX9_ON)
13401 && ptr->irel_head != irel_keeper)
13402 ptr->enable = 0;
13403 ptr = ptr->next;
13404 }
13405}
13406
13407/* Determine whether j and jal should be substituted after ex9 done. */
13408
13409static void
13410nds32_elf_ifc_filter_after_ex9 (void)
13411{
13412 struct elf_nds32_ifc_symbol_entry *ptr = ifc_symbol_head;
13413 struct elf_nds32_ifc_irel_list *irel_ptr = NULL;
13414
13415 while (ptr)
13416 {
13417 if (ptr->enable == 0)
13418 {
13419 /* Check whether ifc is applied or not. */
13420 irel_ptr = ptr->irel_head;
13421 ptr->ex9_enable = 1;
13422 while (irel_ptr)
13423 {
13424 if (ELF32_R_TYPE (irel_ptr->irel->r_info) == R_NDS32_TRAN)
13425 {
13426 /* Ex9 already. */
13427 ptr->ex9_enable = 0;
13428 break;
13429 }
13430 irel_ptr = irel_ptr->next;
13431 }
13432 }
13433 ptr = ptr->next;
13434 }
13435}
13436
13437/* Wrapper to do ifc relaxation. */
13438
13439bfd_boolean
13440nds32_elf_ifc_finish (struct bfd_link_info *info)
13441{
13442 int relax_status;
13443 struct elf_nds32_link_hash_table *table;
13444
13445 table = nds32_elf_hash_table (info);
13446 relax_status = table->relax_status;
13447
13448 if (!(relax_status & NDS32_RELAX_JUMP_IFC_DONE))
13449 nds32_elf_ifc_filter (info);
13450 else
13451 nds32_elf_ifc_filter_after_ex9 ();
13452
13453 if (!nds32_elf_ifc_replace (info))
13454 return FALSE;
13455
13456 if (table)
13457 table->relax_status |= NDS32_RELAX_JUMP_IFC_DONE;
13458 return TRUE;
13459}
13460
13461/* Traverse the result of ifc filter and replace it with ifcall9. */
13462
13463static bfd_boolean
13464nds32_elf_ifc_replace (struct bfd_link_info *info)
13465{
13466 struct elf_nds32_ifc_symbol_entry *ptr = ifc_symbol_head;
13467 struct elf_nds32_ifc_irel_list *irel_ptr = NULL;
13468 nds32_elf_blank_t *relax_blank_list = NULL;
13469 bfd_byte *contents = NULL;
13470 Elf_Internal_Rela *internal_relocs;
13471 Elf_Internal_Rela *irel;
13472 Elf_Internal_Rela *irelend;
13473 unsigned short insn16 = INSN_IFCALL9;
13474 struct elf_nds32_link_hash_table *table;
13475 int relax_status;
13476
13477 table = nds32_elf_hash_table (info);
13478 relax_status = table->relax_status;
13479
13480 while (ptr)
13481 {
13482 /* Traverse the ifc gather list, and replace the
13483 filter entries by ifcall9. */
13484 if ((!(relax_status & NDS32_RELAX_JUMP_IFC_DONE) && ptr->enable == 1)
1c8f6a4d
KLC
13485 || ((relax_status & NDS32_RELAX_JUMP_IFC_DONE)
13486 && ptr->ex9_enable == 1))
35c08157
KLC
13487 {
13488 irel_ptr = ptr->irel_head;
13489 if (ptr->h == NULL)
13490 {
13491 /* Local symbol. */
13492 internal_relocs = _bfd_elf_link_read_relocs
13493 (ptr->sec->owner, ptr->sec, NULL, NULL, TRUE /* keep_memory */);
13494 irelend = internal_relocs + ptr->sec->reloc_count;
13495
1c8f6a4d 13496 if (!nds32_get_section_contents (ptr->sec->owner, ptr->sec,
0c4bd9d9 13497 &contents, TRUE))
35c08157
KLC
13498 return FALSE;
13499
13500 while (irel_ptr)
13501 {
13502 if (irel_ptr->keep == 0 && irel_ptr->next)
13503 {
1c8f6a4d 13504 /* The one can be replaced. We have to check whether
35c08157
KLC
13505 there is any alignment point in the region. */
13506 irel = irel_ptr->irel;
1c8f6a4d
KLC
13507 while (((irel_ptr->next->keep == 0
13508 && irel < irel_ptr->next->irel)
35c08157
KLC
13509 || (irel_ptr->next->keep == 1 && irel < irelend))
13510 && !(ELF32_R_TYPE (irel->r_info) == R_NDS32_LABEL
13511 && (irel->r_addend & 0x1f) == 2))
13512 irel++;
13513 if (irel >= irelend
13514 || !(ELF32_R_TYPE (irel->r_info) == R_NDS32_LABEL
13515 && (irel->r_addend & 0x1f) == 2
1c8f6a4d
KLC
13516 && ((irel->r_offset - get_nds32_elf_blank_total
13517 (&relax_blank_list, irel->r_offset, 1))
13518 & 0x02) == 0))
35c08157
KLC
13519 {
13520 /* Replace by ifcall9. */
13521 bfd_putb16 (insn16, contents + irel_ptr->irel->r_offset);
13522 if (!insert_nds32_elf_blank_recalc_total
13523 (&relax_blank_list, irel_ptr->irel->r_offset + 2, 2))
13524 return FALSE;
13525 irel_ptr->irel->r_info =
1c8f6a4d
KLC
13526 ELF32_R_INFO (ELF32_R_SYM (irel_ptr->irel->r_info),
13527 R_NDS32_10IFCU_PCREL_RELA);
35c08157
KLC
13528 }
13529 }
13530 irel_ptr = irel_ptr->next;
13531 }
13532
13533 /* Delete the redundant code. */
13534 if (relax_blank_list)
13535 {
13536 nds32_elf_relax_delete_blanks (ptr->sec->owner, ptr->sec,
13537 relax_blank_list);
13538 relax_blank_list = NULL;
13539 }
13540 }
13541 else
13542 {
13543 /* Global symbol. */
13544 while (irel_ptr)
13545 {
13546 if (irel_ptr->keep == 0 && irel_ptr->next)
13547 {
13548 /* The one can be replaced, and we have to check
13549 whether there is any alignment point in the region. */
13550 internal_relocs = _bfd_elf_link_read_relocs
13551 (irel_ptr->sec->owner, irel_ptr->sec, NULL, NULL,
13552 TRUE /* keep_memory */);
13553 irelend = internal_relocs + irel_ptr->sec->reloc_count;
0c4bd9d9
KLC
13554 if (!nds32_get_section_contents (irel_ptr->sec->owner,
13555 irel_ptr->sec, &contents,
13556 TRUE))
35c08157
KLC
13557 return FALSE;
13558
13559 irel = irel_ptr->irel;
13560 while (((irel_ptr->sec == irel_ptr->next->sec
13561 && irel_ptr->next->keep == 0
13562 && irel < irel_ptr->next->irel)
13563 || ((irel_ptr->sec != irel_ptr->next->sec
13564 || irel_ptr->next->keep == 1)
13565 && irel < irelend))
13566 && !(ELF32_R_TYPE (irel->r_info) == R_NDS32_LABEL
13567 && (irel->r_addend & 0x1f) == 2))
13568 irel++;
13569 if (irel >= irelend
13570 || !(ELF32_R_TYPE (irel->r_info) == R_NDS32_LABEL
13571 && (irel->r_addend & 0x1f) == 2
13572 && ((irel->r_offset
13573 - get_nds32_elf_blank_total (&relax_blank_list,
13574 irel->r_offset, 1)) & 0x02) == 0))
13575 {
13576 /* Replace by ifcall9. */
13577 bfd_putb16 (insn16, contents + irel_ptr->irel->r_offset);
13578 if (!insert_nds32_elf_blank_recalc_total
13579 (&relax_blank_list, irel_ptr->irel->r_offset + 2, 2))
13580 return FALSE;
13581
13582 /* Delete the redundant code, and clear the relocation. */
13583 nds32_elf_relax_delete_blanks (irel_ptr->sec->owner,
13584 irel_ptr->sec,
13585 relax_blank_list);
13586 irel_ptr->irel->r_info =
1c8f6a4d
KLC
13587 ELF32_R_INFO (ELF32_R_SYM (irel_ptr->irel->r_info),
13588 R_NDS32_10IFCU_PCREL_RELA);
35c08157
KLC
13589 relax_blank_list = NULL;
13590 }
13591 }
13592
13593 irel_ptr = irel_ptr->next;
13594 }
13595 }
13596 }
13597 ptr = ptr->next;
13598 }
13599
13600 return TRUE;
13601}
13602
13603/* Relocate ifcall. */
13604
1c8f6a4d 13605static bfd_boolean
35c08157
KLC
13606nds32_elf_ifc_reloc (void)
13607{
13608 struct elf_nds32_ifc_symbol_entry *ptr = ifc_symbol_head;
13609 struct elf_nds32_ifc_irel_list *irel_ptr = NULL;
13610 struct elf_nds32_ifc_irel_list *irel_keeper = NULL;
13611 bfd_vma relocation, address;
13612 unsigned short insn16;
35c08157 13613 bfd_byte *contents = NULL;
1c8f6a4d
KLC
13614 static bfd_boolean done = FALSE;
13615
13616 if (done)
13617 return TRUE;
13618
13619 done = TRUE;
35c08157
KLC
13620
13621 while (ptr)
13622 {
1c8f6a4d 13623 /* Check the entry is enable ifcall. */
35c08157
KLC
13624 if (ptr->enable == 1 || ptr->ex9_enable == 1)
13625 {
1c8f6a4d 13626 /* Get the reserve jump. */
35c08157
KLC
13627 irel_ptr = ptr->irel_head;
13628 while (irel_ptr)
13629 {
13630 if (irel_ptr->keep == 1)
13631 {
13632 irel_keeper = irel_ptr;
13633 break;
13634 }
13635 irel_ptr = irel_ptr->next;
13636 }
13637
13638 irel_ptr = ptr->irel_head;
13639 if (ptr->h == NULL)
13640 {
13641 /* Local symbol. */
0c4bd9d9
KLC
13642 if (!nds32_get_section_contents (ptr->sec->owner, ptr->sec,
13643 &contents, TRUE))
35c08157
KLC
13644 return FALSE;
13645
13646 while (irel_ptr)
13647 {
13648 if (irel_ptr->keep == 0
1c8f6a4d 13649 && ELF32_R_TYPE (irel_ptr->irel->r_info) == R_NDS32_10IFCU_PCREL_RELA)
35c08157
KLC
13650 {
13651 relocation = irel_keeper->irel->r_offset;
13652 relocation = relocation - irel_ptr->irel->r_offset;
13653 while (irel_keeper && relocation > 1022)
13654 {
13655 irel_keeper = irel_keeper->next;
13656 if (irel_keeper && irel_keeper->keep == 1)
13657 {
13658 relocation = irel_keeper->irel->r_offset;
13659 relocation = relocation - irel_ptr->irel->r_offset;
13660 }
13661 }
13662 if (relocation > 1022)
13663 {
13664 /* Double check. */
13665 irel_keeper = ptr->irel_head;
13666 while (irel_keeper)
13667 {
13668 if (irel_keeper->keep == 1)
13669 {
13670 relocation = irel_keeper->irel->r_offset;
13671 relocation = relocation - irel_ptr->irel->r_offset;
13672 }
13673 if (relocation <= 1022)
13674 break;
13675 irel_keeper = irel_keeper->next;
13676 }
13677 if (!irel_keeper)
13678 return FALSE;
13679 }
1c8f6a4d
KLC
13680 irel_ptr->irel->r_info =
13681 ELF32_R_INFO (ELF32_R_SYM (irel_ptr->irel->r_info),
13682 R_NDS32_NONE);
35c08157
KLC
13683 insn16 = INSN_IFCALL9 | (relocation >> 1);
13684 bfd_putb16 (insn16, contents + irel_ptr->irel->r_offset);
13685 }
13686 irel_ptr = irel_ptr->next;
13687 }
13688 }
13689 else
13690 {
13691 /* Global symbol. */
13692 while (irel_ptr)
13693 {
13694 if (irel_ptr->keep == 0
1c8f6a4d 13695 && ELF32_R_TYPE (irel_ptr->irel->r_info) == R_NDS32_10IFCU_PCREL_RELA)
35c08157 13696 {
1c8f6a4d 13697 /* Get the distance between ifcall and jump. */
35c08157
KLC
13698 relocation = (irel_keeper->irel->r_offset
13699 + irel_keeper->sec->output_section->vma
13700 + irel_keeper->sec->output_offset);
13701 address = (irel_ptr->irel->r_offset
13702 + irel_ptr->sec->output_section->vma
13703 + irel_ptr->sec->output_offset);
13704 relocation = relocation - address;
1c8f6a4d
KLC
13705
13706 /* The distance is over ragne, find callee again. */
35c08157
KLC
13707 while (irel_keeper && relocation > 1022)
13708 {
13709 irel_keeper = irel_keeper->next;
13710 if (irel_keeper && irel_keeper->keep ==1)
13711 {
13712 relocation = (irel_keeper->irel->r_offset
13713 + irel_keeper->sec->output_section->vma
13714 + irel_keeper->sec->output_offset);
13715 relocation = relocation - address;
13716 }
13717 }
13718
13719 if (relocation > 1022)
13720 {
13721 /* Double check. */
13722 irel_keeper = ptr->irel_head;
13723 while (irel_keeper)
13724 {
13725 if (irel_keeper->keep == 1)
13726 {
13727
13728 relocation = (irel_keeper->irel->r_offset
13729 + irel_keeper->sec->output_section->vma
13730 + irel_keeper->sec->output_offset);
13731 relocation = relocation - address;
13732 }
13733 if (relocation <= 1022)
13734 break;
13735 irel_keeper = irel_keeper->next;
13736 }
13737 if (!irel_keeper)
13738 return FALSE;
13739 }
13740 if (!nds32_get_section_contents
0c4bd9d9 13741 (irel_ptr->sec->owner, irel_ptr->sec, &contents, TRUE))
1c8f6a4d
KLC
13742 return FALSE;
13743 insn16 = INSN_IFCALL9 | (relocation >> 1);
13744 bfd_putb16 (insn16, contents + irel_ptr->irel->r_offset);
13745 irel_ptr->irel->r_info =
13746 ELF32_R_INFO (ELF32_R_SYM (irel_ptr->irel->r_info),
13747 R_NDS32_NONE);
35c08157
KLC
13748 }
13749 irel_ptr =irel_ptr->next;
13750 }
13751 }
13752 }
13753 ptr = ptr->next;
13754 }
13755
13756 return TRUE;
13757}
13758
13759/* End of IFC relaxation. */
13760\f
13761/* EX9 Instruction Table Relaxation. */
13762
13763/* Global hash list. */
13764struct elf_link_hash_entry_list
13765{
13766 struct elf_link_hash_entry *h;
13767 struct elf_link_hash_entry_list *next;
13768};
13769
13770/* Save different destination but same insn. */
13771struct elf_link_hash_entry_mul_list
13772{
13773 /* Global symbol times. */
13774 int times;
13775 /* Save relocation for each global symbol but useful?? */
13776 Elf_Internal_Rela *irel;
13777 /* For sethi, two sethi may have the same high-part but different low-parts. */
13778 Elf_Internal_Rela rel_backup;
13779 struct elf_link_hash_entry_list *h_list;
13780 struct elf_link_hash_entry_mul_list *next;
13781};
13782
13783/* Instruction hash table. */
13784struct elf_nds32_code_hash_entry
13785{
13786 struct bfd_hash_entry root;
13787 int times;
13788 /* For insn that can use relocation or constant ex: sethi. */
13789 int const_insn;
13790 asection *sec;
13791 struct elf_link_hash_entry_mul_list *m_list;
13792 /* Using r_addend. */
13793 Elf_Internal_Rela *irel;
13794 /* Using r_info. */
13795 Elf_Internal_Rela rel_backup;
13796};
13797
13798/* Instruction count list. */
13799struct elf_nds32_insn_times_entry
13800{
13801 const char *string;
13802 int times;
13803 int order;
13804 asection *sec;
13805 struct elf_link_hash_entry_mul_list *m_list;
13806 Elf_Internal_Rela *irel;
13807 Elf_Internal_Rela rel_backup;
13808 struct elf_nds32_insn_times_entry *next;
13809};
13810
13811/* J and JAL symbol list. */
13812struct elf_nds32_symbol_entry
13813{
13814 char *string;
13815 unsigned long insn;
13816 struct elf_nds32_symbol_entry *next;
13817};
13818
13819/* Relocation list. */
13820struct elf_nds32_irel_entry
13821{
13822 Elf_Internal_Rela *irel;
13823 struct elf_nds32_irel_entry *next;
13824};
13825
13826/* ex9.it insn need to be fixed. */
13827struct elf_nds32_ex9_refix
13828{
13829 Elf_Internal_Rela *irel;
13830 asection *sec;
13831 struct elf_link_hash_entry *h;
13832 int order;
13833 struct elf_nds32_ex9_refix *next;
13834};
13835
13836static struct bfd_hash_table ex9_code_table;
13837static struct elf_nds32_insn_times_entry *ex9_insn_head = NULL;
13838static struct elf_nds32_ex9_refix *ex9_refix_head = NULL;
13839
13840/* EX9 hash function. */
13841
13842static struct bfd_hash_entry *
13843nds32_elf_code_hash_newfunc (struct bfd_hash_entry *entry,
13844 struct bfd_hash_table *table,
13845 const char *string)
13846{
13847 struct elf_nds32_code_hash_entry *ret;
13848
13849 /* Allocate the structure if it has not already been allocated by a
13850 subclass. */
13851 if (entry == NULL)
13852 {
13853 entry = (struct bfd_hash_entry *)
13854 bfd_hash_allocate (table, sizeof (*ret));
13855 if (entry == NULL)
13856 return entry;
13857 }
13858
13859 /* Call the allocation method of the superclass. */
13860 entry = bfd_hash_newfunc (entry, table, string);
13861 if (entry == NULL)
13862 return entry;
13863
13864 ret = (struct elf_nds32_code_hash_entry*) entry;
13865 ret->times = 0;
13866 ret->const_insn = 0;
13867 ret->m_list = NULL;
13868 ret->sec = NULL;
13869 ret->irel = NULL;
13870 return &ret->root;
13871}
13872
13873/* Insert ex9 entry
13874 this insert must be stable sorted by times. */
13875
13876static void
13877nds32_elf_ex9_insert_entry (struct elf_nds32_insn_times_entry *ptr)
13878{
13879 struct elf_nds32_insn_times_entry *temp;
13880 struct elf_nds32_insn_times_entry *temp2;
13881
13882 if (ex9_insn_head == NULL)
13883 {
13884 ex9_insn_head = ptr;
13885 ptr->next = NULL;
13886 }
13887 else
13888 {
13889 temp = ex9_insn_head;
13890 temp2 = ex9_insn_head;
13891 while (temp->next &&
13892 (temp->next->times >= ptr->times
13893 || temp->times == -1))
13894 {
13895 if (temp->times == -1)
13896 temp2 = temp;
13897 temp = temp->next;
13898 }
13899 if (ptr->times > temp->times && temp->times != -1)
13900 {
13901 ptr->next = temp;
13902 if (temp2->times == -1)
13903 temp2->next = ptr;
13904 else
13905 ex9_insn_head = ptr;
13906 }
13907 else if (temp->next == NULL)
13908 {
13909 temp->next = ptr;
13910 ptr->next = NULL;
13911 }
13912 else
13913 {
13914 ptr->next = temp->next;
13915 temp->next = ptr;
13916 }
13917 }
13918}
13919
13920/* Examine each insn times in hash table.
13921 Handle multi-link hash entry.
13922
13923 TODO: This function doesn't assign so much info since it is fake. */
13924
13925static int
13926nds32_elf_examine_insn_times (struct elf_nds32_code_hash_entry *h)
13927{
13928 struct elf_nds32_insn_times_entry *ptr;
13929 int times;
13930
13931 if (h->m_list == NULL)
13932 {
13933 /* Local symbol insn or insn without relocation. */
13934 if (h->times < 3)
13935 return TRUE;
13936
13937 ptr = (struct elf_nds32_insn_times_entry *)
13938 bfd_malloc (sizeof (struct elf_nds32_insn_times_entry));
13939 ptr->times = h->times;
13940 ptr->string = h->root.string;
13941 ptr->m_list = NULL;
13942 ptr->sec = h->sec;
13943 ptr->irel = h->irel;
13944 ptr->rel_backup = h->rel_backup;
13945 nds32_elf_ex9_insert_entry (ptr);
13946 }
13947 else
13948 {
13949 /* Global symbol insn. */
13950 /* Only sethi insn has multiple m_list. */
13951 struct elf_link_hash_entry_mul_list *m_list = h->m_list;
13952
13953 times = 0;
13954 while (m_list)
13955 {
13956 times += m_list->times;
13957 m_list = m_list->next;
13958 }
13959 if (times >= 3)
13960 {
13961 m_list = h->m_list;
13962 ptr = (struct elf_nds32_insn_times_entry *)
13963 bfd_malloc (sizeof (struct elf_nds32_insn_times_entry));
13964 ptr->times = times; /* Use the total times. */
13965 ptr->string = h->root.string;
13966 ptr->m_list = m_list;
13967 ptr->sec = h->sec;
13968 ptr->irel = m_list->irel;
13969 ptr->rel_backup = m_list->rel_backup;
13970 nds32_elf_ex9_insert_entry (ptr);
13971 }
13972 if (h->const_insn == 1)
13973 {
13974 /* sethi with constant value. */
13975 if (h->times < 3)
13976 return TRUE;
13977
13978 ptr = (struct elf_nds32_insn_times_entry *)
13979 bfd_malloc (sizeof (struct elf_nds32_insn_times_entry));
13980 ptr->times = h->times;
13981 ptr->string = h->root.string;
13982 ptr->m_list = NULL;
13983 ptr->sec = NULL;
13984 ptr->irel = NULL;
13985 ptr->rel_backup = h->rel_backup;
13986 nds32_elf_ex9_insert_entry (ptr);
13987 }
13988 }
13989 return TRUE;
13990}
13991
13992/* Count each insn times in hash table.
13993 Handle multi-link hash entry. */
13994
13995static int
13996nds32_elf_count_insn_times (struct elf_nds32_code_hash_entry *h)
13997{
13998 int reservation, times;
13999 unsigned long relocation, min_relocation;
14000 struct elf_nds32_insn_times_entry *ptr;
14001
14002 if (h->m_list == NULL)
14003 {
14004 /* Local symbol insn or insn without relocation. */
14005 if (h->times < 3)
14006 return TRUE;
14007 ptr = (struct elf_nds32_insn_times_entry *)
14008 bfd_malloc (sizeof (struct elf_nds32_insn_times_entry));
14009 ptr->times = h->times;
14010 ptr->string = h->root.string;
14011 ptr->m_list = NULL;
14012 ptr->sec = h->sec;
14013 ptr->irel = h->irel;
14014 ptr->rel_backup = h->rel_backup;
14015 nds32_elf_ex9_insert_entry (ptr);
14016 }
14017 else
14018 {
14019 /* Global symbol insn. */
14020 /* Only sethi insn has multiple m_list. */
14021 struct elf_link_hash_entry_mul_list *m_list = h->m_list;
14022
14023 if (ELF32_R_TYPE (m_list->rel_backup.r_info) == R_NDS32_HI20_RELA
14024 && m_list->next != NULL)
14025 {
14026 /* Sethi insn has different symbol or addend but has same hi20. */
14027 times = 0;
14028 reservation = 1;
14029 relocation = 0;
14030 min_relocation = 0xffffffff;
14031 while (m_list)
14032 {
14033 /* Get the minimum sethi address
14034 and calculate how many entry the sethi-list have to use. */
14035 if ((m_list->h_list->h->root.type == bfd_link_hash_defined
14036 || m_list->h_list->h->root.type == bfd_link_hash_defweak)
14037 && (m_list->h_list->h->root.u.def.section != NULL
14038 && m_list->h_list->h->root.u.def.section->output_section != NULL))
14039 {
14040 relocation = (m_list->h_list->h->root.u.def.value +
14041 m_list->h_list->h->root.u.def.section->output_section->vma +
14042 m_list->h_list->h->root.u.def.section->output_offset);
14043 relocation += m_list->irel->r_addend;
14044 }
14045 else
14046 relocation = 0;
14047 if (relocation < min_relocation)
14048 min_relocation = relocation;
14049 times += m_list->times;
14050 m_list = m_list->next;
14051 }
14052 if (min_relocation < ex9_relax_size)
14053 reservation = (min_relocation >> 12) + 1;
14054 else
14055 reservation = (min_relocation >> 12)
14056 - ((min_relocation - ex9_relax_size) >> 12) + 1;
14057 if (reservation < (times / 3))
14058 {
14059 /* Efficient enough to use ex9. */
14060 int i;
14061
14062 for (i = reservation ; i > 0; i--)
14063 {
14064 /* Allocate number of reservation ex9 entry. */
14065 ptr = (struct elf_nds32_insn_times_entry *)
14066 bfd_malloc (sizeof (struct elf_nds32_insn_times_entry));
14067 ptr->times = h->m_list->times / reservation;
14068 ptr->string = h->root.string;
14069 ptr->m_list = h->m_list;
14070 ptr->sec = h->sec;
14071 ptr->irel = h->m_list->irel;
14072 ptr->rel_backup = h->m_list->rel_backup;
14073 nds32_elf_ex9_insert_entry (ptr);
14074 }
14075 }
14076 }
14077 else
14078 {
14079 /* Normal global symbol that means no different address symbol
14080 using same ex9 entry. */
14081 if (m_list->times >= 3)
14082 {
14083 ptr = (struct elf_nds32_insn_times_entry *)
14084 bfd_malloc (sizeof (struct elf_nds32_insn_times_entry));
14085 ptr->times = m_list->times;
14086 ptr->string = h->root.string;
14087 ptr->m_list = h->m_list;
14088 ptr->sec = h->sec;
14089 ptr->irel = h->m_list->irel;
14090 ptr->rel_backup = h->m_list->rel_backup;
14091 nds32_elf_ex9_insert_entry (ptr);
14092 }
14093 }
14094
14095 if (h->const_insn == 1)
14096 {
14097 /* sethi with constant value. */
14098 if (h->times < 3)
14099 return TRUE;
14100
14101 ptr = (struct elf_nds32_insn_times_entry *)
14102 bfd_malloc (sizeof (struct elf_nds32_insn_times_entry));
14103 ptr->times = h->times;
14104 ptr->string = h->root.string;
14105 ptr->m_list = NULL;
14106 ptr->sec = NULL;
14107 ptr->irel = NULL;
14108 ptr->rel_backup = h->rel_backup;
14109 nds32_elf_ex9_insert_entry (ptr);
14110 }
14111 }
14112
14113 return TRUE;
14114}
14115
14116/* Hash table traverse function. */
14117
14118static void
14119nds32_elf_code_hash_traverse (int (*func) (struct elf_nds32_code_hash_entry*))
14120{
14121 unsigned int i;
14122
14123 ex9_code_table.frozen = 1;
14124 for (i = 0; i < ex9_code_table.size; i++)
14125 {
14126 struct bfd_hash_entry *p;
14127
14128 for (p = ex9_code_table.table[i]; p != NULL; p = p->next)
14129 if (!func ((struct elf_nds32_code_hash_entry *) p))
14130 goto out;
14131 }
14132out:
14133 ex9_code_table.frozen = 0;
14134}
14135
14136
14137/* Give order number to insn list. */
14138
14139static void
14140nds32_elf_order_insn_times (struct bfd_link_info *info)
14141{
14142 struct elf_nds32_insn_times_entry *ex9_insn;
1c8f6a4d 14143 struct elf_nds32_insn_times_entry *temp = NULL;
35c08157 14144 struct elf_nds32_link_hash_table *table;
35c08157 14145 int ex9_limit;
1c8f6a4d
KLC
14146 int number = 0;
14147
14148 if (ex9_insn_head == NULL)
14149 return;
35c08157
KLC
14150
14151/* The max number of entries is 512. */
14152 ex9_insn = ex9_insn_head;
14153 table = nds32_elf_hash_table (info);
14154 ex9_limit = table->ex9_limit;
14155
35c08157
KLC
14156 ex9_insn = ex9_insn_head;
14157
1c8f6a4d 14158 while (ex9_insn != NULL && number < ex9_limit)
35c08157 14159 {
1c8f6a4d 14160 ex9_insn->order = number;
35c08157 14161 number++;
1c8f6a4d 14162 temp = ex9_insn;
35c08157
KLC
14163 ex9_insn = ex9_insn->next;
14164 }
14165
1c8f6a4d
KLC
14166 if (ex9_insn && temp)
14167 temp->next = NULL;
35c08157
KLC
14168
14169 while (ex9_insn != NULL)
14170 {
14171 /* Free useless entry. */
14172 temp = ex9_insn;
14173 ex9_insn = ex9_insn->next;
14174 free (temp);
14175 }
14176}
14177
14178/* Build .ex9.itable section. */
14179
14180static void
14181nds32_elf_ex9_build_itable (struct bfd_link_info *link_info)
14182{
14183 asection *table_sec;
14184 struct elf_nds32_insn_times_entry *ptr;
14185 bfd *it_abfd;
14186 int number = 0;
14187 bfd_byte *contents = NULL;
14188
14189 for (it_abfd = link_info->input_bfds; it_abfd != NULL;
c72f2fb2 14190 it_abfd = it_abfd->link.next)
35c08157
KLC
14191 {
14192 /* Find the section .ex9.itable, and put all entries into it. */
14193 table_sec = bfd_get_section_by_name (it_abfd, ".ex9.itable");
14194 if (table_sec != NULL)
14195 {
0c4bd9d9 14196 if (!nds32_get_section_contents (it_abfd, table_sec, &contents, TRUE))
35c08157
KLC
14197 return;
14198
14199 for (ptr = ex9_insn_head; ptr !=NULL ; ptr = ptr->next)
14200 number++;
14201
14202 table_sec->size = number * 4;
14203
14204 if (number == 0)
1c8f6a4d 14205 return;
35c08157
KLC
14206
14207 elf_elfheader (link_info->output_bfd)->e_flags |= E_NDS32_HAS_EX9_INST;
14208 number = 0;
14209 for (ptr = ex9_insn_head; ptr !=NULL ; ptr = ptr->next)
14210 {
14211 long val;
14212
14213 val = strtol (ptr->string, NULL, 16);
14214 bfd_putb32 ((bfd_vma) val, (char *) contents + (number * 4));
14215 number++;
14216 }
14217 break;
14218 }
14219 }
14220}
14221
14222/* Get insn with regs according to relocation type. */
14223
14224static void
14225nds32_elf_get_insn_with_reg (Elf_Internal_Rela *irel,
1c8f6a4d 14226 uint32_t insn, uint32_t *insn_with_reg)
35c08157
KLC
14227{
14228 reloc_howto_type *howto = NULL;
14229
14230 if (irel == NULL
14231 || (ELF32_R_TYPE (irel->r_info) >= (int) ARRAY_SIZE (nds32_elf_howto_table)
14232 && (ELF32_R_TYPE (irel->r_info) - R_NDS32_RELAX_ENTRY)
14233 >= (int) ARRAY_SIZE (nds32_elf_relax_howto_table)))
14234 {
14235 *insn_with_reg = insn;
14236 return;
14237 }
14238
14239 howto = bfd_elf32_bfd_reloc_type_table_lookup (ELF32_R_TYPE (irel->r_info));
14240 *insn_with_reg = insn & (0xffffffff ^ howto->dst_mask);
14241}
14242
14243/* Mask number of address bits according to relocation. */
14244
14245static unsigned long
14246nds32_elf_irel_mask (Elf_Internal_Rela *irel)
14247{
14248 reloc_howto_type *howto = NULL;
14249
14250 if (irel == NULL
14251 || (ELF32_R_TYPE (irel->r_info) >= (int) ARRAY_SIZE (nds32_elf_howto_table)
14252 && (ELF32_R_TYPE (irel->r_info) - R_NDS32_RELAX_ENTRY)
14253 >= (int) ARRAY_SIZE (nds32_elf_relax_howto_table)))
14254 return 0;
14255
14256 howto = bfd_elf32_bfd_reloc_type_table_lookup (ELF32_R_TYPE (irel->r_info));
14257 return howto->dst_mask;
14258}
14259
14260static void
14261nds32_elf_insert_irel_entry (struct elf_nds32_irel_entry **irel_list,
14262 struct elf_nds32_irel_entry *irel_ptr)
14263{
14264 if (*irel_list == NULL)
14265 {
14266 *irel_list = irel_ptr;
14267 irel_ptr->next = NULL;
14268 }
14269 else
14270 {
14271 irel_ptr->next = *irel_list;
14272 *irel_list = irel_ptr;
14273 }
14274}
14275
14276static void
14277nds32_elf_ex9_insert_fix (asection * sec, Elf_Internal_Rela * irel,
14278 struct elf_link_hash_entry *h, int order)
14279{
14280 struct elf_nds32_ex9_refix *ptr;
14281
14282 ptr = bfd_malloc (sizeof (struct elf_nds32_ex9_refix));
14283 ptr->sec = sec;
14284 ptr->irel = irel;
14285 ptr->h = h;
14286 ptr->order = order;
14287 ptr->next = NULL;
14288
14289 if (ex9_refix_head == NULL)
14290 ex9_refix_head = ptr;
14291 else
14292 {
14293 struct elf_nds32_ex9_refix *temp = ex9_refix_head;
14294
14295 while (temp->next != NULL)
14296 temp = temp->next;
14297 temp->next = ptr;
14298 }
14299}
14300
14301enum
14302{
14303 DATA_EXIST = 1,
14304 CLEAN_PRE = 1 << 1,
14305 PUSH_PRE = 1 << 2
14306};
14307
14308/* Check relocation type if supporting for ex9. */
14309
14310static int
14311nds32_elf_ex9_relocation_check (struct bfd_link_info *info,
14312 Elf_Internal_Rela **irel,
14313 Elf_Internal_Rela *irelend,
14314 nds32_elf_blank_t *relax_blank_list,
f4cb41f4 14315 asection *sec,bfd_vma *off,
35c08157
KLC
14316 bfd_byte *contents)
14317{
14318 /* Suppress ex9 if `.no_relax ex9' or inner loop. */
14319 bfd_boolean nested_ex9, nested_loop;
14320 bfd_boolean ex9_loop_aware;
14321 /* We use the highest 1 byte of result to record
14322 how many bytes location counter has to move. */
14323 int result = 0;
14324 Elf_Internal_Rela *irel_save = NULL;
14325 struct elf_nds32_link_hash_table *table;
14326
14327 table = nds32_elf_hash_table (info);
14328 ex9_loop_aware = table->ex9_loop_aware;
14329
14330 while ((*irel) != NULL && (*irel) < irelend && *off == (*irel)->r_offset)
14331 {
14332 switch (ELF32_R_TYPE ((*irel)->r_info))
14333 {
14334 case R_NDS32_RELAX_REGION_BEGIN:
14335 /* Ignore code block. */
14336 nested_ex9 = FALSE;
14337 nested_loop = FALSE;
14338 if (((*irel)->r_addend & R_NDS32_RELAX_REGION_NO_EX9_FLAG)
14339 || (ex9_loop_aware
14340 && ((*irel)->r_addend & R_NDS32_RELAX_REGION_INNERMOST_LOOP_FLAG)))
14341 {
14342 /* Check the region if loop or not. If it is true and
14343 ex9-loop-aware is true, ignore the region till region end. */
14344 /* To save the status for in .no_relax ex9 region and
14345 loop region to conform the block can do ex9 relaxation. */
14346 nested_ex9 = ((*irel)->r_addend & R_NDS32_RELAX_REGION_NO_EX9_FLAG);
14347 nested_loop = (ex9_loop_aware
14348 && ((*irel)->r_addend & R_NDS32_RELAX_REGION_INNERMOST_LOOP_FLAG));
14349 while ((*irel) && (*irel) < irelend && (nested_ex9 || nested_loop))
14350 {
14351 (*irel)++;
14352 if (ELF32_R_TYPE ((*irel)->r_info) == R_NDS32_RELAX_REGION_BEGIN)
14353 {
14354 /* There may be nested region. */
14355 if (((*irel)->r_addend & R_NDS32_RELAX_REGION_NO_EX9_FLAG) != 0)
14356 nested_ex9 = TRUE;
14357 else if (ex9_loop_aware
14358 && ((*irel)->r_addend & R_NDS32_RELAX_REGION_INNERMOST_LOOP_FLAG))
14359 nested_loop = TRUE;
14360 }
14361 else if (ELF32_R_TYPE ((*irel)->r_info) == R_NDS32_RELAX_REGION_END)
14362 {
14363 /* The end of region. */
14364 if (((*irel)->r_addend & R_NDS32_RELAX_REGION_NO_EX9_FLAG) != 0)
14365 nested_ex9 = FALSE;
14366 else if (ex9_loop_aware
14367 && ((*irel)->r_addend & R_NDS32_RELAX_REGION_INNERMOST_LOOP_FLAG))
14368 nested_loop = FALSE;
14369 }
1c8f6a4d 14370 else if (ELF32_R_TYPE ((*irel)->r_info) == R_NDS32_LABEL
35c08157
KLC
14371 && ((*irel)->r_addend & 0x1f) == 2)
14372 {
14373 /* Alignment exist in the region. */
14374 result |= CLEAN_PRE;
14375 if (((*irel)->r_offset -
14376 get_nds32_elf_blank_total (&relax_blank_list,
14377 (*irel)->r_offset, 0)) & 0x02)
14378 result |= PUSH_PRE;
14379 }
14380 }
14381 if ((*irel) >= irelend)
14382 *off = sec->size;
14383 else
14384 *off = (*irel)->r_offset;
14385
14386 /* The final instruction in the region, regard this one as data to ignore it. */
14387 result |= DATA_EXIST;
14388 return result;
14389 }
14390 break;
14391
14392 case R_NDS32_LABEL:
1c8f6a4d 14393 if (((*irel)->r_addend & 0x1f) == 2)
35c08157
KLC
14394 {
14395 /* Check this point is align and decide to do ex9 or not. */
14396 result |= CLEAN_PRE;
14397 if (((*irel)->r_offset -
14398 get_nds32_elf_blank_total (&relax_blank_list,
14399 (*irel)->r_offset, 0)) & 0x02)
14400 result |= PUSH_PRE;
14401 }
14402 break;
14403 case R_NDS32_32_RELA:
14404 /* Data. */
14405 result |= (4 << 24);
14406 result |= DATA_EXIST;
14407 break;
14408 case R_NDS32_16_RELA:
14409 /* Data. */
14410 result |= (2 << 24);
14411 result |= DATA_EXIST;
14412 break;
14413 case R_NDS32_DATA:
14414 /* Data. */
14415 /* The least code alignment is 2. If the data is only one byte,
14416 we have to shift one more byte. */
14417 if ((*irel)->r_addend == 1)
14418 result |= ((*irel)->r_addend << 25) ;
14419 else
14420 result |= ((*irel)->r_addend << 24) ;
14421
14422 result |= DATA_EXIST;
14423 break;
14424
14425 case R_NDS32_25_PCREL_RELA:
14426 case R_NDS32_SDA16S3_RELA:
14427 case R_NDS32_SDA15S3_RELA:
14428 case R_NDS32_SDA15S3:
14429 case R_NDS32_SDA17S2_RELA:
14430 case R_NDS32_SDA15S2_RELA:
14431 case R_NDS32_SDA12S2_SP_RELA:
14432 case R_NDS32_SDA12S2_DP_RELA:
14433 case R_NDS32_SDA15S2:
14434 case R_NDS32_SDA18S1_RELA:
14435 case R_NDS32_SDA15S1_RELA:
14436 case R_NDS32_SDA15S1:
14437 case R_NDS32_SDA19S0_RELA:
14438 case R_NDS32_SDA15S0_RELA:
14439 case R_NDS32_SDA15S0:
14440 case R_NDS32_HI20_RELA:
14441 case R_NDS32_LO12S0_ORI_RELA:
14442 case R_NDS32_LO12S0_RELA:
14443 case R_NDS32_LO12S1_RELA:
14444 case R_NDS32_LO12S2_RELA:
14445 /* These relocation is supported ex9 relaxation currently. */
14446 /* We have to save the relocation for using later, since we have
14447 to check there is any alignment in the same address. */
14448 irel_save = *irel;
14449 break;
14450 default:
14451 /* Not support relocations. */
14452 if (ELF32_R_TYPE ((*irel)->r_info) < ARRAY_SIZE (nds32_elf_howto_table)
1c8f6a4d
KLC
14453 && ELF32_R_TYPE ((*irel)->r_info) != R_NDS32_NONE
14454 && ELF32_R_TYPE ((*irel)->r_info) != R_NDS32_INSN16)
35c08157
KLC
14455 {
14456 /* Note: To optimize aggressively, it maybe can ignore R_NDS32_INSN16 here.
14457 But we have to consider if there is any side-effect. */
14458 if (!(result & DATA_EXIST))
14459 {
14460 /* We have to confirm there is no data relocation in the
14461 same address. In general case, this won't happen. */
14462 /* We have to do ex9 conservative, for those relocation not
14463 considerd we ignore instruction. */
14464 result |= DATA_EXIST;
14465 if (*(contents + *off) & 0x80)
14466 result |= (2 << 24);
14467 else
14468 result |= (4 << 24);
14469 break;
14470 }
14471 }
14472 }
14473 if ((*irel) < irelend
14474 && ((*irel) + 1) < irelend
14475 && (*irel)->r_offset == ((*irel) + 1)->r_offset)
14476 /* There are relocations pointing to the same address, we have to
14477 check all of them. */
14478 (*irel)++;
14479 else
14480 {
14481 if (irel_save)
14482 *irel = irel_save;
14483 return result;
14484 }
14485 }
14486 return result;
14487}
14488
1c8f6a4d
KLC
14489/* Replace with ex9 instruction. */
14490
14491static bfd_boolean
14492nds32_elf_ex9_push_insn (uint16_t insn16, bfd_byte *contents, bfd_vma pre_off,
14493 nds32_elf_blank_t **relax_blank_list,
14494 struct elf_nds32_irel_entry *pre_irel_ptr,
14495 struct elf_nds32_irel_entry **irel_list)
14496{
14497 if (insn16 != 0)
14498 {
14499 /* Implement the ex9 relaxation. */
14500 bfd_putb16 (insn16, contents + pre_off);
14501 if (!insert_nds32_elf_blank_recalc_total (relax_blank_list,
14502 pre_off + 2, 2))
14503 return FALSE;
14504 if (pre_irel_ptr != NULL)
14505 nds32_elf_insert_irel_entry (irel_list, pre_irel_ptr);
14506 }
14507 return TRUE;
14508}
14509
35c08157
KLC
14510/* Replace input file instruction which is in ex9 itable. */
14511
14512static bfd_boolean
14513nds32_elf_ex9_replace_instruction (struct bfd_link_info *info, bfd *abfd, asection *sec)
14514{
14515 struct elf_nds32_insn_times_entry *ex9_insn = ex9_insn_head;
14516 bfd_byte *contents = NULL;
1c8f6a4d
KLC
14517 bfd_vma off;
14518 uint16_t insn16, insn_ex9;
35c08157 14519 /* `pre_*' are used to track previous instruction that can use ex9.it. */
1c8f6a4d
KLC
14520 bfd_vma pre_off = -1;
14521 uint16_t pre_insn16 = 0;
35c08157
KLC
14522 struct elf_nds32_irel_entry *pre_irel_ptr = NULL;
14523 Elf_Internal_Rela *internal_relocs;
14524 Elf_Internal_Rela *irel;
14525 Elf_Internal_Rela *irelend;
14526 Elf_Internal_Shdr *symtab_hdr;
14527 Elf_Internal_Sym *isym = NULL;
14528 nds32_elf_blank_t *relax_blank_list = NULL;
1c8f6a4d
KLC
14529 uint32_t insn = 0;
14530 uint32_t insn_with_reg = 0;
14531 uint32_t it_insn;
14532 uint32_t it_insn_with_reg;
35c08157
KLC
14533 unsigned long r_symndx;
14534 asection *isec;
14535 struct elf_nds32_irel_entry *irel_list = NULL;
14536 struct elf_link_hash_entry **sym_hashes = elf_sym_hashes (abfd);
14537 int data_flag, do_replace, save_irel;
1c8f6a4d
KLC
14538 struct elf_link_hash_entry_list *h_list;
14539
35c08157
KLC
14540
14541 /* Load section instructions, relocations, and symbol table. */
0c4bd9d9 14542 if (!nds32_get_section_contents (abfd, sec, &contents, TRUE)
35c08157
KLC
14543 || !nds32_get_local_syms (abfd, sec, &isym))
14544 return FALSE;
1c8f6a4d
KLC
14545 internal_relocs =
14546 _bfd_elf_link_read_relocs (abfd, sec, NULL, NULL, TRUE /* keep_memory */);
35c08157
KLC
14547 irelend = internal_relocs + sec->reloc_count;
14548 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
14549
14550 off = 0;
14551
14552 /* Check if the object enable ex9. */
1c8f6a4d
KLC
14553 irel = find_relocs_at_address (internal_relocs, internal_relocs,
14554 irelend, R_NDS32_RELAX_ENTRY);
35c08157
KLC
14555
14556 /* Check this section trigger ex9 relaxation. */
14557 if (irel == NULL
14558 || irel >= irelend
14559 || ELF32_R_TYPE (irel->r_info) != R_NDS32_RELAX_ENTRY
14560 || (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_ENTRY
14561 && !(irel->r_addend & R_NDS32_RELAX_ENTRY_EX9_FLAG)))
14562 return TRUE;
14563
14564 irel = internal_relocs;
14565
14566 /* Check alignment and fetch proper relocation. */
14567 while (off < sec->size)
14568 {
14569 struct elf_link_hash_entry *h = NULL;
14570 struct elf_nds32_irel_entry *irel_ptr = NULL;
14571
14572 /* Syn the instruction and the relocation. */
14573 while (irel != NULL && irel < irelend && irel->r_offset < off)
14574 irel++;
14575
14576 data_flag = nds32_elf_ex9_relocation_check (info, &irel, irelend,
14577 relax_blank_list, sec,
14578 &off, contents);
14579 if (data_flag & PUSH_PRE)
1c8f6a4d
KLC
14580 if (!nds32_elf_ex9_push_insn (pre_insn16, contents, pre_off,
14581 &relax_blank_list, pre_irel_ptr,
14582 &irel_list))
14583 return FALSE;
35c08157
KLC
14584
14585 if (data_flag & CLEAN_PRE)
14586 {
14587 pre_off = 0;
14588 pre_insn16 = 0;
14589 pre_irel_ptr = NULL;
14590 }
14591 if (data_flag & DATA_EXIST)
14592 {
14593 /* We save the move offset in the highest byte. */
14594 off += (data_flag >> 24);
14595 continue;
14596 }
14597
14598 if (*(contents + off) & 0x80)
14599 {
14600 /* 2-byte instruction. */
14601 off += 2;
14602 continue;
14603 }
14604
14605 /* Load the instruction and its opcode with register for comparing. */
14606 ex9_insn = ex9_insn_head;
14607 insn = bfd_getb32 (contents + off);
14608 insn_with_reg = 0;
14609 while (ex9_insn)
14610 {
14611 it_insn = strtol (ex9_insn->string, NULL, 16);
14612 it_insn_with_reg = 0;
14613 do_replace = 0;
14614 save_irel = 0;
14615
14616 if (irel != NULL && irel < irelend && irel->r_offset == off)
14617 {
14618 /* Insn with relocation. */
14619 nds32_elf_get_insn_with_reg (irel, insn, &insn_with_reg);
14620
14621 if (ex9_insn->irel != NULL)
1c8f6a4d
KLC
14622 nds32_elf_get_insn_with_reg (ex9_insn->irel, it_insn,
14623 &it_insn_with_reg);
35c08157
KLC
14624
14625 if (ex9_insn->irel != NULL
1c8f6a4d
KLC
14626 && (ELF32_R_TYPE (irel->r_info) ==
14627 ELF32_R_TYPE (ex9_insn->irel->r_info))
35c08157
KLC
14628 && (insn_with_reg == it_insn_with_reg))
14629 {
14630 /* Insn relocation and format is the same as table entry. */
14631
14632 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_25_PCREL_RELA
14633 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S0_ORI_RELA
14634 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S0_RELA
14635 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S1_RELA
14636 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S2_RELA
14637 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA15S3
14638 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA15S0)
14639 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA15S3_RELA
14640 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA15S0_RELA)
14641 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA12S2_DP_RELA
14642 && ELF32_R_TYPE (irel->r_info) <=
14643 R_NDS32_SDA12S2_SP_RELA)
14644 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA16S3_RELA
14645 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA19S0_RELA))
14646 {
14647 r_symndx = ELF32_R_SYM (irel->r_info);
14648 if (r_symndx < symtab_hdr->sh_info)
14649 {
14650 /* Local symbol. */
14651 int shndx = isym[r_symndx].st_shndx;
14652
14653 isec = elf_elfsections (abfd)[shndx]->bfd_section;
14654 if (ex9_insn->sec == isec
14655 && ex9_insn->irel->r_addend == irel->r_addend
14656 && ex9_insn->irel->r_info == irel->r_info)
14657 {
14658 do_replace = 1;
14659 save_irel = 1;
14660 }
14661 }
14662 else
14663 {
14664 /* External symbol. */
14665 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
14666 if (ex9_insn->m_list)
14667 {
35c08157
KLC
14668 h_list = ex9_insn->m_list->h_list;
14669 while (h_list)
14670 {
14671 if (h == h_list->h
1c8f6a4d
KLC
14672 && (ex9_insn->m_list->irel->r_addend ==
14673 irel->r_addend))
35c08157
KLC
14674 {
14675 do_replace = 1;
14676 save_irel = 1;
14677 break;
14678 }
14679 h_list = h_list->next;
14680 }
14681 }
14682 }
14683 }
14684 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_HI20_RELA)
14685 {
14686 r_symndx = ELF32_R_SYM (irel->r_info);
14687 if (r_symndx < symtab_hdr->sh_info)
14688 {
14689 /* Local symbols. Compare its base symbol and offset. */
14690 int shndx = isym[r_symndx].st_shndx;
14691
14692 isec = elf_elfsections (abfd)[shndx]->bfd_section;
14693 if (ex9_insn->sec == isec
14694 && ex9_insn->irel->r_addend == irel->r_addend
14695 && ex9_insn->irel->r_info == irel->r_info)
14696 {
14697 do_replace = 1;
14698 save_irel = 1;
14699 }
14700 }
14701 else
14702 {
14703 /* External symbol. */
14704 struct elf_link_hash_entry_mul_list *m_list;
14705
14706 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
14707 m_list = ex9_insn->m_list;
14708
14709 while (m_list)
14710 {
1c8f6a4d 14711 h_list = m_list->h_list;
35c08157
KLC
14712
14713 while (h_list)
14714 {
14715 if (h == h_list->h
1c8f6a4d
KLC
14716 && (m_list->irel->r_addend
14717 == irel->r_addend))
35c08157
KLC
14718 {
14719 do_replace = 1;
14720 save_irel = 1;
14721 if (ex9_insn->next
14722 && ex9_insn->m_list
14723 && ex9_insn->m_list == ex9_insn->next->m_list)
14724 {
14725 /* sethi multiple entry must be fixed */
14726 nds32_elf_ex9_insert_fix (sec, irel,
14727 h, ex9_insn->order);
14728 }
14729 break;
14730 }
14731 h_list = h_list->next;
14732 }
14733 m_list = m_list->next;
14734 }
14735 }
14736 }
14737 }
14738
14739 /* Import table: Check the symbol hash table and the
14740 jump target. Only R_NDS32_25_PCREL_RELA now. */
14741 else if (ex9_insn->times == -1
14742 && ELF32_R_TYPE (irel->r_info) == R_NDS32_25_PCREL_RELA)
14743 {
14744 nds32_elf_get_insn_with_reg (irel, it_insn, &it_insn_with_reg);
14745 if (insn_with_reg == it_insn_with_reg)
14746 {
14747 char code[10];
14748 bfd_vma relocation;
14749
14750 r_symndx = ELF32_R_SYM (irel->r_info);
14751 if (r_symndx >= symtab_hdr->sh_info)
14752 {
14753 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
14754 if ((h->root.type == bfd_link_hash_defined
14755 || h->root.type == bfd_link_hash_defweak)
1c8f6a4d
KLC
14756 && h->root.u.def.section != NULL
14757 && h->root.u.def.section->output_section != NULL
35c08157 14758 && h->root.u.def.section->gc_mark == 1
1c8f6a4d 14759 && bfd_is_abs_section (h->root.u.def.section)
35c08157
KLC
14760 && h->root.u.def.value > sec->size)
14761 {
1c8f6a4d
KLC
14762 relocation = h->root.u.def.value +
14763 h->root.u.def.section->output_section->vma +
14764 h->root.u.def.section->output_offset;
35c08157 14765 relocation += irel->r_addend;
1c8f6a4d
KLC
14766 insn = insn_with_reg
14767 | ((relocation >> 1) & 0xffffff);
14768 snprintf (code, sizeof (code), "%08x", insn);
35c08157
KLC
14769 if (strcmp (code, ex9_insn->string) == 0)
14770 {
14771 do_replace = 1;
14772 save_irel = 1;
14773 }
14774 }
14775 }
14776 }
14777 }
14778 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_BEGIN
1c8f6a4d
KLC
14779 || ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_END
14780 || ELF32_R_TYPE (irel->r_info) == R_NDS32_NONE)
35c08157
KLC
14781 {
14782 /* These relocations do not have to relocate contens, so it can
14783 be regard as instruction without relocation. */
14784 if (insn == it_insn && ex9_insn->irel == NULL)
14785 do_replace = 1;
14786 }
14787 }
14788 else
14789 {
14790 /* Instruction without relocation, we only
14791 have to compare their byte code. */
14792 if (insn == it_insn && ex9_insn->irel == NULL)
14793 do_replace = 1;
14794 }
14795
14796 /* Insntruction match so replacing the code here. */
14797 if (do_replace == 1)
14798 {
14799 /* There are two formats of ex9 instruction. */
14800 if (ex9_insn->order < 32)
14801 insn_ex9 = INSN_EX9_IT_2;
14802 else
14803 insn_ex9 = INSN_EX9_IT_1;
14804 insn16 = insn_ex9 | ex9_insn->order;
14805
1c8f6a4d
KLC
14806 /* Insert ex9 instruction. */
14807 nds32_elf_ex9_push_insn (pre_insn16, contents, pre_off,
14808 &relax_blank_list, pre_irel_ptr,
14809 &irel_list);
35c08157
KLC
14810 pre_off = off;
14811 pre_insn16 = insn16;
14812
14813 if (save_irel)
14814 {
14815 /* For instuction with relocation do relax. */
14816 irel_ptr = (struct elf_nds32_irel_entry *)
14817 bfd_malloc (sizeof (struct elf_nds32_irel_entry));
14818 irel_ptr->irel = irel;
14819 irel_ptr->next = NULL;
14820 pre_irel_ptr = irel_ptr;
14821 }
14822 else
14823 pre_irel_ptr = NULL;
14824 break;
14825 }
14826 ex9_insn = ex9_insn->next;
14827 }
14828 off += 4;
14829 }
14830
1c8f6a4d
KLC
14831 /* Insert ex9 instruction. */
14832 nds32_elf_ex9_push_insn (pre_insn16, contents, pre_off,
14833 &relax_blank_list, pre_irel_ptr,
14834 &irel_list);
35c08157
KLC
14835
14836 /* Delete the redundant code. */
14837 if (relax_blank_list)
14838 {
14839 nds32_elf_relax_delete_blanks (abfd, sec, relax_blank_list);
14840 relax_blank_list = NULL;
14841 }
14842
14843 /* Clear the relocation that is replaced by ex9. */
14844 while (irel_list)
14845 {
14846 struct elf_nds32_irel_entry *irel_ptr;
14847
14848 irel_ptr = irel_list;
14849 irel_list = irel_ptr->next;
14850 irel_ptr->irel->r_info =
14851 ELF32_R_INFO (ELF32_R_SYM (irel_ptr->irel->r_info), R_NDS32_TRAN);
14852 free (irel_ptr);
14853 }
14854 return TRUE;
14855}
14856
14857/* Initialize ex9 hash table. */
14858
14859int
14860nds32_elf_ex9_init (void)
14861{
14862 if (!bfd_hash_table_init_n (&ex9_code_table, nds32_elf_code_hash_newfunc,
14863 sizeof (struct elf_nds32_code_hash_entry),
14864 1023))
14865 {
14866 (*_bfd_error_handler) (_("Linker: cannot init ex9 hash table error \n"));
14867 return FALSE;
14868 }
14869 return TRUE;
14870}
14871
14872/* Predict how many bytes will be relaxed with ex9 and ifc. */
14873
14874static void
14875nds32_elf_ex9_total_relax (struct bfd_link_info *info)
14876{
14877 struct elf_nds32_insn_times_entry *ex9_insn;
14878 struct elf_nds32_insn_times_entry *temp;
14879 int target_optimize;
14880 struct elf_nds32_link_hash_table *table;
14881
14882 if (ex9_insn_head == NULL)
14883 return;
14884
14885 table = nds32_elf_hash_table (info);
14886 target_optimize = table->target_optimize;
14887 ex9_insn = ex9_insn_head;
14888 while (ex9_insn)
14889 {
14890 ex9_relax_size = ex9_insn->times * 2 + ex9_relax_size;
14891 temp = ex9_insn;
14892 ex9_insn = ex9_insn->next;
14893 free (temp);
14894 }
14895 ex9_insn_head = NULL;
14896
14897 if ((target_optimize & NDS32_RELAX_JUMP_IFC_ON))
14898 {
14899 /* Examine ifc reduce size. */
14900 struct elf_nds32_ifc_symbol_entry *ifc_ent = ifc_symbol_head;
14901 struct elf_nds32_ifc_irel_list *irel_ptr = NULL;
14902 int size = 0;
14903
14904 while (ifc_ent)
14905 {
14906 if (ifc_ent->enable == 0)
14907 {
14908 /* Not ifc yet. */
14909 irel_ptr = ifc_ent->irel_head;
14910 while (irel_ptr)
14911 {
14912 size += 2;
14913 irel_ptr = irel_ptr->next;
14914 }
14915 }
14916 size -= 2;
14917 ifc_ent = ifc_ent->next;
14918 }
14919 ex9_relax_size += size;
14920 }
14921}
14922
14923/* Finish ex9 table. */
14924
14925void
14926nds32_elf_ex9_finish (struct bfd_link_info *link_info)
14927{
35c08157
KLC
14928 nds32_elf_code_hash_traverse (nds32_elf_examine_insn_times);
14929 nds32_elf_order_insn_times (link_info);
14930 nds32_elf_ex9_total_relax (link_info);
14931 /* Traverse the hash table and count its times. */
14932 nds32_elf_code_hash_traverse (nds32_elf_count_insn_times);
14933 nds32_elf_order_insn_times (link_info);
14934 nds32_elf_ex9_build_itable (link_info);
35c08157
KLC
14935}
14936
14937/* Relocate the entries in ex9 table. */
14938
14939static bfd_vma
14940nds32_elf_ex9_reloc_insn (struct elf_nds32_insn_times_entry *ptr,
14941 struct bfd_link_info *link_info)
14942{
14943 Elf_Internal_Sym *isym = NULL;
14944 bfd_vma relocation = -1;
1c8f6a4d 14945 struct elf_link_hash_entry *h;
35c08157
KLC
14946
14947 if (ptr->m_list != NULL)
14948 {
14949 /* Global symbol. */
1c8f6a4d
KLC
14950 h = ptr->m_list->h_list->h;
14951 if ((h->root.type == bfd_link_hash_defined
14952 || h->root.type == bfd_link_hash_defweak)
14953 && h->root.u.def.section != NULL
14954 && h->root.u.def.section->output_section != NULL)
35c08157
KLC
14955 {
14956
1c8f6a4d
KLC
14957 relocation = h->root.u.def.value +
14958 h->root.u.def.section->output_section->vma +
14959 h->root.u.def.section->output_offset;
35c08157
KLC
14960 relocation += ptr->m_list->irel->r_addend;
14961 }
14962 else
14963 relocation = 0;
14964 }
14965 else if (ptr->sec !=NULL)
14966 {
14967 /* Local symbol. */
14968 Elf_Internal_Sym sym;
14969 asection *sec = NULL;
14970 asection isec;
14971 asection *isec_ptr = &isec;
14972 Elf_Internal_Rela irel_backup = *(ptr->irel);
14973 asection *sec_backup = ptr->sec;
14974 bfd *abfd = ptr->sec->owner;
14975
14976 if (!nds32_get_local_syms (abfd, sec, &isym))
14977 return FALSE;
14978 isym = isym + ELF32_R_SYM (ptr->irel->r_info);
14979
14980 sec = bfd_section_from_elf_index (abfd, isym->st_shndx);
14981 if (sec != NULL)
14982 *isec_ptr = *sec;
14983 sym = *isym;
14984
14985 /* The purpose is same as elf_link_input_bfd. */
14986 if (isec_ptr != NULL
14987 && isec_ptr->sec_info_type == SEC_INFO_TYPE_MERGE
14988 && ELF_ST_TYPE (isym->st_info) != STT_SECTION)
14989 {
14990 sym.st_value =
14991 _bfd_merged_section_offset (ptr->sec->output_section->owner, &isec_ptr,
14992 elf_section_data (isec_ptr)->sec_info,
14993 isym->st_value);
14994 }
14995 relocation = _bfd_elf_rela_local_sym (link_info->output_bfd, &sym,
14996 &ptr->sec, ptr->irel);
14997 if (ptr->irel != NULL)
14998 relocation += ptr->irel->r_addend;
14999
15000 /* Restore origin value since there may be some insntructions that
15001 could not be replaced with ex9.it. */
15002 *(ptr->irel) = irel_backup;
15003 ptr->sec = sec_backup;
15004 }
15005
15006 return relocation;
15007}
15008
15009/* Import ex9 table and build list. */
15010
15011void
15012nds32_elf_ex9_import_table (struct bfd_link_info *info)
15013{
1c8f6a4d 15014 int num = 0;
35c08157
KLC
15015 bfd_byte *contents;
15016 unsigned long insn;
15017 FILE *ex9_import_file;
15018 int update_ex9_table;
15019 struct elf_nds32_link_hash_table *table;
15020
15021 table = nds32_elf_hash_table (info);
15022 ex9_import_file = table->ex9_import_file;
1c8f6a4d 15023 rewind (table->ex9_import_file);
35c08157
KLC
15024
15025 contents = bfd_malloc (sizeof (bfd_byte) * 4);
15026
35c08157 15027 /* Read instructions from the input file and build the list. */
1c8f6a4d 15028 while (!feof (ex9_import_file))
35c08157
KLC
15029 {
15030 char *code;
15031 struct elf_nds32_insn_times_entry *ptr;
15032 size_t nread;
15033
15034 nread = fread (contents, sizeof (bfd_byte) * 4, 1, ex9_import_file);
1c8f6a4d
KLC
15035 /* Ignore the final byte 0x0a. */
15036 if (nread < 1)
15037 break;
35c08157
KLC
15038 insn = bfd_getb32 (contents);
15039 code = bfd_malloc (sizeof (char) * 9);
15040 snprintf (code, 9, "%08lx", insn);
15041 ptr = bfd_malloc (sizeof (struct elf_nds32_insn_times_entry));
15042 ptr->string = code;
15043 ptr->order = num;
15044 ptr->times = -1;
15045 ptr->sec = NULL;
15046 ptr->m_list = NULL;
15047 ptr->rel_backup.r_offset = 0;
15048 ptr->rel_backup.r_info = 0;
15049 ptr->rel_backup.r_addend = 0;
15050 ptr->irel = NULL;
15051 ptr->next = NULL;
15052 nds32_elf_ex9_insert_entry (ptr);
35c08157
KLC
15053 num++;
15054 }
15055
15056 update_ex9_table = table->update_ex9_table;
15057 if (update_ex9_table == 1)
15058 {
15059 /* It has to consider of sethi need to use multiple page
15060 but it not be done yet. */
15061 nds32_elf_code_hash_traverse (nds32_elf_examine_insn_times);
15062 nds32_elf_order_insn_times (info);
15063 }
15064}
15065
15066/* Export ex9 table. */
15067
15068static void
15069nds32_elf_ex9_export (struct bfd_link_info *info,
15070 bfd_byte *contents, int size)
15071{
15072 FILE *ex9_export_file;
15073 struct elf_nds32_link_hash_table *table;
15074
15075 table = nds32_elf_hash_table (info);
15076 ex9_export_file = table->ex9_export_file;
15077 fwrite (contents, sizeof (bfd_byte), size, ex9_export_file);
15078 fclose (ex9_export_file);
15079}
15080
15081/* Adjust relocations of J and JAL in ex9.itable.
15082 Export ex9 table. */
15083
1c8f6a4d 15084static void
35c08157
KLC
15085nds32_elf_ex9_reloc_jmp (struct bfd_link_info *link_info)
15086{
15087 asection *table_sec = NULL;
15088 struct elf_nds32_insn_times_entry *ex9_insn = ex9_insn_head;
15089 struct elf_nds32_insn_times_entry *temp_ptr, *temp_ptr2;
15090 bfd *it_abfd;
1c8f6a4d 15091 uint32_t insn, insn_with_reg, source_insn;
35c08157
KLC
15092 bfd_byte *contents = NULL, *source_contents = NULL;
15093 int size = 0;
15094 bfd_vma gp;
15095 int shift, update_ex9_table, offset = 0;
15096 reloc_howto_type *howto = NULL;
15097 Elf_Internal_Rela rel_backup;
15098 unsigned short insn_ex9;
15099 struct elf_nds32_link_hash_table *table;
1c8f6a4d
KLC
15100 FILE *ex9_export_file;
15101 static bfd_boolean done = FALSE;
15102
15103 if (done)
15104 return;
15105
15106 done = TRUE;
35c08157
KLC
15107
15108 table = nds32_elf_hash_table (link_info);
15109 if (table)
15110 table->relax_status |= NDS32_RELAX_EX9_DONE;
15111
15112
15113 update_ex9_table = table->update_ex9_table;
15114 /* Generated ex9.itable exactly. */
15115 if (update_ex9_table == 0)
15116 {
15117 for (it_abfd = link_info->input_bfds; it_abfd != NULL;
c72f2fb2 15118 it_abfd = it_abfd->link.next)
35c08157
KLC
15119 {
15120 table_sec = bfd_get_section_by_name (it_abfd, ".ex9.itable");
15121 if (table_sec != NULL)
15122 break;
15123 }
15124
15125 if (table_sec != NULL)
15126 {
15127 bfd *output_bfd;
35c08157
KLC
15128
15129 output_bfd = table_sec->output_section->owner;
15130 nds32_elf_final_sda_base (output_bfd, link_info, &gp, FALSE);
15131 if (table_sec->size == 0)
15132 return;
15133
0c4bd9d9 15134 if (!nds32_get_section_contents (it_abfd, table_sec, &contents, TRUE))
35c08157 15135 return;
35c08157
KLC
15136 }
15137 }
15138 else
15139 {
15140 /* Set gp. */
15141 bfd *output_bfd;
15142
15143 output_bfd = link_info->input_bfds->sections->output_section->owner;
15144 nds32_elf_final_sda_base (output_bfd, link_info, &gp, FALSE);
15145 contents = bfd_malloc (sizeof (bfd_byte) * 2048);
15146 }
15147
15148 /* Relocate instruction. */
15149 while (ex9_insn)
15150 {
15151 bfd_vma relocation, min_relocation = 0xffffffff;
15152
15153 insn = strtol (ex9_insn->string, NULL, 16);
15154 insn_with_reg = 0;
15155 if (ex9_insn->m_list != NULL || ex9_insn->sec != NULL)
15156 {
15157 if (ex9_insn->m_list)
15158 rel_backup = ex9_insn->m_list->rel_backup;
15159 else
15160 rel_backup = ex9_insn->rel_backup;
15161
15162 nds32_elf_get_insn_with_reg (&rel_backup, insn, &insn_with_reg);
15163 howto =
15164 bfd_elf32_bfd_reloc_type_table_lookup (ELF32_R_TYPE
15165 (rel_backup.r_info));
15166 shift = howto->rightshift;
15167 if (ELF32_R_TYPE (rel_backup.r_info) == R_NDS32_25_PCREL_RELA
15168 || ELF32_R_TYPE (rel_backup.r_info) == R_NDS32_LO12S0_ORI_RELA
15169 || ELF32_R_TYPE (rel_backup.r_info) == R_NDS32_LO12S0_RELA
15170 || ELF32_R_TYPE (rel_backup.r_info) == R_NDS32_LO12S1_RELA
15171 || ELF32_R_TYPE (rel_backup.r_info) == R_NDS32_LO12S2_RELA)
15172 {
15173 relocation = nds32_elf_ex9_reloc_insn (ex9_insn, link_info);
15174 insn =
15175 insn_with_reg | ((relocation >> shift) &
15176 nds32_elf_irel_mask (&rel_backup));
1c8f6a4d 15177 bfd_putb32 (insn, contents + (ex9_insn->order) * 4);
35c08157
KLC
15178 }
15179 else if ((ELF32_R_TYPE (rel_backup.r_info) >= R_NDS32_SDA15S3
15180 && ELF32_R_TYPE (rel_backup.r_info) <= R_NDS32_SDA15S0)
15181 || (ELF32_R_TYPE (rel_backup.r_info) >= R_NDS32_SDA15S3_RELA
15182 && ELF32_R_TYPE (rel_backup.r_info) <= R_NDS32_SDA15S0_RELA)
15183 || (ELF32_R_TYPE (rel_backup.r_info) >= R_NDS32_SDA12S2_DP_RELA
15184 && ELF32_R_TYPE (rel_backup.r_info) <= R_NDS32_SDA12S2_SP_RELA)
15185 || (ELF32_R_TYPE (rel_backup.r_info) >= R_NDS32_SDA16S3_RELA
15186 && ELF32_R_TYPE (rel_backup.r_info) <= R_NDS32_SDA19S0_RELA))
15187 {
15188 relocation = nds32_elf_ex9_reloc_insn (ex9_insn, link_info);
15189 insn =
15190 insn_with_reg | (((relocation - gp) >> shift) &
15191 nds32_elf_irel_mask (&rel_backup));
1c8f6a4d 15192 bfd_putb32 (insn, contents + (ex9_insn->order) * 4);
35c08157
KLC
15193 }
15194 else if (ELF32_R_TYPE (rel_backup.r_info) == R_NDS32_HI20_RELA)
15195 {
15196 /* Sethi may be multiple entry for one insn. */
1c8f6a4d
KLC
15197 if (ex9_insn->next && ex9_insn->m_list
15198 && ex9_insn->m_list == ex9_insn->next->m_list)
35c08157
KLC
15199 {
15200 struct elf_link_hash_entry_mul_list *m_list;
15201 struct elf_nds32_ex9_refix *fix_ptr;
1c8f6a4d 15202 struct elf_link_hash_entry *h;
35c08157
KLC
15203
15204 temp_ptr = ex9_insn;
15205 temp_ptr2 = ex9_insn;
15206 m_list = ex9_insn->m_list;
15207 while (m_list)
15208 {
1c8f6a4d
KLC
15209 h = m_list->h_list->h;
15210 relocation = h->root.u.def.value +
15211 h->root.u.def.section->output_section->vma +
15212 h->root.u.def.section->output_offset;
35c08157
KLC
15213 relocation += m_list->irel->r_addend;
15214
15215 if (relocation < min_relocation)
15216 min_relocation = relocation;
15217 m_list = m_list->next;
15218 }
15219 relocation = min_relocation;
15220
15221 /* Put insntruction into ex9 table. */
15222 insn = insn_with_reg
15223 | ((relocation >> shift) & nds32_elf_irel_mask (&rel_backup));
1c8f6a4d 15224 bfd_putb32 (insn, contents + (ex9_insn->order) * 4);
35c08157
KLC
15225 relocation = relocation + 0x1000; /* hi20 */
15226
1c8f6a4d
KLC
15227 while (ex9_insn->next && ex9_insn->m_list
15228 && ex9_insn->m_list == ex9_insn->next->m_list)
35c08157
KLC
15229 {
15230 /* Multiple sethi. */
15231 ex9_insn = ex9_insn->next;
15232 size += 4;
35c08157
KLC
15233 insn =
15234 insn_with_reg | ((relocation >> shift) &
15235 nds32_elf_irel_mask (&rel_backup));
1c8f6a4d 15236 bfd_putb32 (insn, contents + (ex9_insn->order) * 4);
35c08157
KLC
15237 relocation = relocation + 0x1000; /* hi20 */
15238 }
15239
15240 fix_ptr = ex9_refix_head;
15241 while (fix_ptr)
15242 {
15243 /* Fix ex9 insn. */
15244 /* temp_ptr2 points to the head of multiple sethi. */
15245 temp_ptr = temp_ptr2;
15246 while (fix_ptr->order != temp_ptr->order && fix_ptr->next)
15247 {
15248 fix_ptr = fix_ptr->next;
15249 }
15250 if (fix_ptr->order != temp_ptr->order)
15251 break;
15252
15253 /* Set source insn. */
1c8f6a4d
KLC
15254 relocation =
15255 fix_ptr->h->root.u.def.value +
15256 fix_ptr->h->root.u.def.section->output_section->vma +
15257 fix_ptr->h->root.u.def.section->output_offset;
35c08157
KLC
15258 relocation += fix_ptr->irel->r_addend;
15259 /* sethi imm is imm20s. */
15260 source_insn = insn_with_reg | ((relocation >> shift) & 0xfffff);
15261
15262 while (temp_ptr)
15263 {
35c08157
KLC
15264 /* Match entry and source code. */
15265 insn = bfd_getb32 (contents + (temp_ptr->order) * 4 + offset);
15266 if (insn == source_insn)
15267 {
15268 /* Fix the ex9 insn. */
15269 if (temp_ptr->order != fix_ptr->order)
15270 {
15271 if (!nds32_get_section_contents
15272 (fix_ptr->sec->owner, fix_ptr->sec,
0c4bd9d9 15273 &source_contents, TRUE))
35c08157
KLC
15274 (*_bfd_error_handler)
15275 (_("Linker: error cannot fixed ex9 relocation \n"));
15276 if (temp_ptr->order < 32)
15277 insn_ex9 = INSN_EX9_IT_2;
15278 else
15279 insn_ex9 = INSN_EX9_IT_1;
15280 insn_ex9 = insn_ex9 | temp_ptr->order;
15281 bfd_putb16 (insn_ex9, source_contents + fix_ptr->irel->r_offset);
15282 }
15283 break;
15284 }
15285 else
15286 {
15287 if (!temp_ptr->next || temp_ptr->m_list != temp_ptr->next->m_list)
15288 (*_bfd_error_handler)
15289 (_("Linker: error cannot fixed ex9 relocation \n"));
15290 else
15291 temp_ptr = temp_ptr->next;
15292 }
15293 }
15294 fix_ptr = fix_ptr->next;
15295 }
15296 }
15297 else
15298 {
15299 relocation = nds32_elf_ex9_reloc_insn (ex9_insn, link_info);
15300 insn = insn_with_reg
15301 | ((relocation >> shift) & nds32_elf_irel_mask (&rel_backup));
1c8f6a4d 15302 bfd_putb32 (insn, contents + (ex9_insn->order) * 4);
35c08157
KLC
15303 }
15304 }
15305 }
15306 else
15307 {
15308 /* Insn without relocation does not have to be fixed
15309 if need to update export table. */
15310 if (update_ex9_table == 1)
15311 bfd_putb32 (insn, contents + (ex9_insn->order) * 4);
15312 }
15313 ex9_insn = ex9_insn->next;
15314 size += 4;
15315 }
15316
15317 ex9_export_file = table->ex9_export_file;
15318 if (ex9_export_file != NULL)
1c8f6a4d 15319 nds32_elf_ex9_export (link_info, contents, table_sec->size);
35c08157
KLC
15320 else if (update_ex9_table == 1)
15321 {
1c8f6a4d
KLC
15322 table->ex9_export_file = table->ex9_import_file;
15323 rewind (table->ex9_export_file);
15324 nds32_elf_ex9_export (link_info, contents, size);
35c08157
KLC
15325 }
15326}
15327
15328/* Generate ex9 hash table. */
15329
15330static bfd_boolean
f4cb41f4 15331nds32_elf_ex9_build_hash_table (bfd *abfd, asection *sec,
35c08157
KLC
15332 struct bfd_link_info *link_info)
15333{
15334 Elf_Internal_Rela *internal_relocs;
15335 Elf_Internal_Rela *irelend;
15336 Elf_Internal_Rela *irel;
15337 Elf_Internal_Rela *jrel;
15338 Elf_Internal_Rela rel_backup;
15339 Elf_Internal_Shdr *symtab_hdr;
15340 Elf_Internal_Sym *isym = NULL;
15341 asection *isec;
15342 struct elf_link_hash_entry **sym_hashes;
15343 bfd_byte *contents = NULL;
f4cb41f4 15344 bfd_vma off = 0;
35c08157 15345 unsigned long r_symndx;
1c8f6a4d 15346 uint32_t insn, insn_with_reg;
35c08157
KLC
15347 struct elf_link_hash_entry *h;
15348 int data_flag, shift, align;
15349 bfd_vma relocation;
15350 /* Suppress ex9 if `.no_relax ex9' or inner loop. */
15351 reloc_howto_type *howto = NULL;
15352
15353 sym_hashes = elf_sym_hashes (abfd);
15354 /* Load section instructions, relocations, and symbol table. */
0c4bd9d9 15355 if (!nds32_get_section_contents (abfd, sec, &contents, TRUE))
35c08157
KLC
15356 return FALSE;
15357
15358 internal_relocs = _bfd_elf_link_read_relocs (abfd, sec, NULL, NULL,
15359 TRUE /* keep_memory */);
15360 irelend = internal_relocs + sec->reloc_count;
15361 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
15362 if (!nds32_get_local_syms (abfd, sec, &isym))
15363 return FALSE;
15364
15365 /* Check the object if enable ex9. */
15366 irel = find_relocs_at_address (internal_relocs, internal_relocs, irelend,
15367 R_NDS32_RELAX_ENTRY);
15368
15369 /* Check this section trigger ex9 relaxation. */
15370 if (irel == NULL
15371 || irel >= irelend
15372 || ELF32_R_TYPE (irel->r_info) != R_NDS32_RELAX_ENTRY
15373 || (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_ENTRY
15374 && !(irel->r_addend & R_NDS32_RELAX_ENTRY_EX9_FLAG)))
15375 return TRUE;
15376
15377 irel = internal_relocs;
15378
15379 /* Push each insn into hash table. */
15380 while (off < sec->size)
15381 {
15382 char code[10];
15383 struct elf_nds32_code_hash_entry *entry;
15384
15385 while (irel != NULL && irel < irelend && irel->r_offset < off)
15386 irel++;
15387
1c8f6a4d
KLC
15388 data_flag = nds32_elf_ex9_relocation_check (link_info, &irel, irelend,
15389 NULL, sec, &off, contents);
35c08157
KLC
15390 if (data_flag & DATA_EXIST)
15391 {
15392 /* We save the move offset in the highest byte. */
15393 off += (data_flag >> 24);
15394 continue;
15395 }
15396
15397 if (*(contents + off) & 0x80)
15398 {
15399 off += 2;
15400 }
15401 else
15402 {
15403 h = NULL;
15404 isec = NULL;
15405 jrel = NULL;
15406 rel_backup.r_info = 0;
15407 rel_backup.r_offset = 0;
15408 rel_backup.r_addend = 0;
15409 /* Load the instruction and its opcode with register for comparing. */
15410 insn = bfd_getb32 (contents + off);
15411 insn_with_reg = 0;
15412 if (irel != NULL && irel < irelend && irel->r_offset == off)
15413 {
15414 nds32_elf_get_insn_with_reg (irel, insn, &insn_with_reg);
15415 howto = bfd_elf32_bfd_reloc_type_table_lookup (ELF32_R_TYPE (irel->r_info));
15416 shift = howto->rightshift;
15417 align = (1 << shift) - 1;
15418 if (ELF32_R_TYPE (irel->r_info) == R_NDS32_25_PCREL_RELA
15419 || ELF32_R_TYPE (irel->r_info) == R_NDS32_HI20_RELA
15420 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S0_ORI_RELA
15421 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S0_RELA
15422 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S1_RELA
15423 || ELF32_R_TYPE (irel->r_info) == R_NDS32_LO12S2_RELA
15424 ||(ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA15S3
15425 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA15S0)
15426 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA15S3_RELA
15427 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA15S0_RELA)
15428 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA12S2_DP_RELA
15429 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA12S2_SP_RELA)
15430 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA16S3_RELA
15431 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA19S0_RELA))
15432 {
15433 r_symndx = ELF32_R_SYM (irel->r_info);
15434 jrel = irel;
15435 rel_backup = *irel;
15436 if (r_symndx < symtab_hdr->sh_info)
15437 {
15438 /* Local symbol. */
15439 int shndx = isym[r_symndx].st_shndx;
15440
15441 bfd_vma st_value = (isym + r_symndx)->st_value;
15442 isec = elf_elfsections (abfd)[shndx]->bfd_section;
15443 relocation = (isec->output_section->vma + isec->output_offset
15444 + st_value + irel->r_addend);
15445 }
15446 else
15447 {
15448 /* External symbol. */
15449 bfd_boolean warned ATTRIBUTE_UNUSED;
15450 bfd_boolean ignored ATTRIBUTE_UNUSED;
15451 bfd_boolean unresolved_reloc ATTRIBUTE_UNUSED;
15452 asection *sym_sec;
15453
15454 /* Maybe there is a better way to get h and relocation */
15455 RELOC_FOR_GLOBAL_SYMBOL (link_info, abfd, sec, irel,
15456 r_symndx, symtab_hdr, sym_hashes,
15457 h, sym_sec, relocation,
15458 unresolved_reloc, warned, ignored);
15459 relocation += irel->r_addend;
1c8f6a4d
KLC
15460 if ((h->root.type != bfd_link_hash_defined
15461 && h->root.type != bfd_link_hash_defweak)
15462 || strcmp (h->root.root.string, "_FP_BASE_") == 0)
35c08157
KLC
15463 {
15464 off += 4;
15465 continue;
15466 }
15467 }
15468
15469 /* Check for gp relative instruction alignment. */
15470 if ((ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA15S3
15471 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA15S0)
15472 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA15S3_RELA
15473 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA15S0_RELA)
15474 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA12S2_DP_RELA
15475 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA12S2_SP_RELA)
15476 || (ELF32_R_TYPE (irel->r_info) >= R_NDS32_SDA16S3_RELA
15477 && ELF32_R_TYPE (irel->r_info) <= R_NDS32_SDA19S0_RELA))
15478 {
15479 bfd_vma gp;
15480 bfd *output_bfd = sec->output_section->owner;
15481 bfd_reloc_status_type r;
15482
15483 /* If the symbol is in the abs section, the out_bfd will be null.
15484 This happens when the relocation has a symbol@GOTOFF. */
15485 r = nds32_elf_final_sda_base (output_bfd, link_info, &gp, FALSE);
15486 if (r != bfd_reloc_ok)
15487 {
15488 off += 4;
15489 continue;
15490 }
15491
15492 relocation -= gp;
15493
15494 /* Make sure alignment is correct. */
15495 if (relocation & align)
15496 {
15497 /* Incorrect alignment. */
15498 (*_bfd_error_handler)
15499 (_("%s: warning: unaligned small data access. "
15500 "For entry: {%d, %d, %d}, addr = 0x%x, align = 0x%x."),
15501 bfd_get_filename (abfd), irel->r_offset,
15502 irel->r_info, irel->r_addend, relocation, align);
15503 off += 4;
15504 continue;
15505 }
15506 }
15507
15508 insn = insn_with_reg
15509 | ((relocation >> shift) & nds32_elf_irel_mask (irel));
15510 }
15511 else if (ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_BEGIN
1c8f6a4d
KLC
15512 || ELF32_R_TYPE (irel->r_info) == R_NDS32_RELAX_REGION_END
15513 || ELF32_R_TYPE (irel->r_info) == R_NDS32_NONE)
35c08157
KLC
15514 {
15515 /* These relocations do not have to relocate contens, so it can
15516 be regard as instruction without relocation. */
15517 }
15518 else
15519 {
15520 off += 4;
15521 continue;
15522 }
15523 }
15524
1c8f6a4d 15525 snprintf (code, sizeof (code), "%08x", insn);
35c08157
KLC
15526 /* Copy "code". */
15527 entry = (struct elf_nds32_code_hash_entry*)
15528 bfd_hash_lookup (&ex9_code_table, code, TRUE, TRUE);
15529 if (entry == NULL)
15530 {
15531 (*_bfd_error_handler)
15532 (_("%P%F: failed creating ex9.it %s hash table: %E\n"), code);
15533 return FALSE;
15534 }
15535 if (h)
15536 {
15537 if (h->root.type == bfd_link_hash_undefined)
15538 return TRUE;
15539 /* Global symbol. */
15540 /* In order to do sethi with different symbol but same value. */
15541 if (entry->m_list == NULL)
15542 {
15543 struct elf_link_hash_entry_mul_list *m_list_new;
15544 struct elf_link_hash_entry_list *h_list_new;
15545
15546 m_list_new = (struct elf_link_hash_entry_mul_list *)
15547 bfd_malloc (sizeof (struct elf_link_hash_entry_mul_list));
15548 h_list_new = (struct elf_link_hash_entry_list *)
15549 bfd_malloc (sizeof (struct elf_link_hash_entry_list));
15550 entry->m_list = m_list_new;
15551 m_list_new->h_list = h_list_new;
15552 m_list_new->rel_backup = rel_backup;
15553 m_list_new->times = 1;
15554 m_list_new->irel = jrel;
15555 m_list_new->next = NULL;
15556 h_list_new->h = h;
15557 h_list_new->next = NULL;
15558 }
15559 else
15560 {
15561 struct elf_link_hash_entry_mul_list *m_list = entry->m_list;
15562 struct elf_link_hash_entry_list *h_list;
15563
15564 while (m_list)
15565 {
15566 /* Build the different symbols that point to the same address. */
15567 h_list = m_list->h_list;
15568 if (h_list->h->root.u.def.value == h->root.u.def.value
15569 && h_list->h->root.u.def.section->output_section->vma
15570 == h->root.u.def.section->output_section->vma
15571 && h_list->h->root.u.def.section->output_offset
15572 == h->root.u.def.section->output_offset
15573 && m_list->rel_backup.r_addend == rel_backup.r_addend)
15574 {
15575 m_list->times++;
15576 m_list->irel = jrel;
15577 while (h_list->h != h && h_list->next)
15578 h_list = h_list->next;
15579 if (h_list->h != h)
15580 {
15581 struct elf_link_hash_entry_list *h_list_new;
15582
15583 h_list_new = (struct elf_link_hash_entry_list *)
15584 bfd_malloc (sizeof (struct elf_link_hash_entry_list));
15585 h_list->next = h_list_new;
15586 h_list_new->h = h;
15587 h_list_new->next = NULL;
15588 }
15589 break;
15590 }
15591 /* The sethi case may have different address but the
15592 hi20 is the same. */
15593 else if (ELF32_R_TYPE (jrel->r_info) == R_NDS32_HI20_RELA
15594 && m_list->next == NULL)
15595 {
15596 struct elf_link_hash_entry_mul_list *m_list_new;
15597 struct elf_link_hash_entry_list *h_list_new;
15598
15599 m_list_new = (struct elf_link_hash_entry_mul_list *)
15600 bfd_malloc (sizeof (struct elf_link_hash_entry_mul_list));
15601 h_list_new = (struct elf_link_hash_entry_list *)
15602 bfd_malloc (sizeof (struct elf_link_hash_entry_list));
15603 m_list->next = m_list_new;
15604 m_list_new->h_list = h_list_new;
15605 m_list_new->rel_backup = rel_backup;
15606 m_list_new->times = 1;
15607 m_list_new->irel = jrel;
15608 m_list_new->next = NULL;
15609 h_list_new->h = h;
15610 h_list_new->next = NULL;
15611 break;
15612 }
15613 m_list = m_list->next;
15614 }
15615 if (!m_list)
15616 {
15617 off += 4;
15618 continue;
15619 }
15620 }
15621 }
15622 else
15623 {
15624 /* Local symbol and insn without relocation*/
15625 entry->times++;
15626 entry->rel_backup = rel_backup;
15627 }
15628
15629 /* Use in sethi insn with constant and global symbol in same format. */
15630 if (!jrel)
15631 entry->const_insn = 1;
15632 else
15633 entry->irel = jrel;
15634 entry->sec = isec;
15635 off += 4;
15636 }
15637 }
15638 return TRUE;
15639}
15640
15641/* Set the _ITB_BASE, and point it to ex9 table. */
15642
15643bfd_boolean
15644nds32_elf_ex9_itb_base (struct bfd_link_info *link_info)
15645{
15646 bfd *abfd;
15647 asection *sec;
15648 bfd *output_bfd = NULL;
15649 struct bfd_link_hash_entry *bh = NULL;
35c08157
KLC
15650
15651 if (is_ITB_BASE_set == 1)
15652 return TRUE;
15653
15654 is_ITB_BASE_set = 1;
15655
1c8f6a4d
KLC
15656 bh = bfd_link_hash_lookup (link_info->hash, "_ITB_BASE_", FALSE, FALSE, TRUE);
15657
15658 if (bh && (bh->type == bfd_link_hash_defined
15659 || bh->type == bfd_link_hash_defweak))
15660 return TRUE;
35c08157
KLC
15661
15662 for (abfd = link_info->input_bfds; abfd != NULL;
c72f2fb2 15663 abfd = abfd->link.next)
35c08157
KLC
15664 {
15665 sec = bfd_get_section_by_name (abfd, ".ex9.itable");
15666 if (sec != NULL)
15667 {
15668 output_bfd = sec->output_section->owner;
15669 break;
15670 }
15671 }
15672 if (output_bfd == NULL)
15673 {
15674 output_bfd = link_info->output_bfd;
15675 if (output_bfd->sections == NULL)
15676 return TRUE;
15677 else
15678 sec = bfd_abs_section_ptr;
15679 }
15680 bh = bfd_link_hash_lookup (link_info->hash, "_ITB_BASE_",
15681 FALSE, FALSE, TRUE);
15682 return (_bfd_generic_link_add_one_symbol
15683 (link_info, output_bfd, "_ITB_BASE_",
1c8f6a4d 15684 BSF_GLOBAL | BSF_WEAK, sec, 0,
35c08157
KLC
15685 (const char *) NULL, FALSE, get_elf_backend_data
15686 (output_bfd)->collect, &bh));
15687} /* End EX9.IT */
15688\f
15689
15690#define ELF_ARCH bfd_arch_nds32
15691#define ELF_MACHINE_CODE EM_NDS32
15692#define ELF_MAXPAGESIZE 0x1000
1c8f6a4d 15693#define ELF_TARGET_ID NDS32_ELF_DATA
35c08157 15694
6d00b590 15695#define TARGET_BIG_SYM nds32_elf32_be_vec
35c08157 15696#define TARGET_BIG_NAME "elf32-nds32be"
6d00b590 15697#define TARGET_LITTLE_SYM nds32_elf32_le_vec
35c08157
KLC
15698#define TARGET_LITTLE_NAME "elf32-nds32le"
15699
15700#define elf_info_to_howto nds32_info_to_howto
15701#define elf_info_to_howto_rel nds32_info_to_howto_rel
15702
15703#define bfd_elf32_bfd_link_hash_table_create nds32_elf_link_hash_table_create
15704#define bfd_elf32_bfd_merge_private_bfd_data nds32_elf_merge_private_bfd_data
15705#define bfd_elf32_bfd_print_private_bfd_data nds32_elf_print_private_bfd_data
15706#define bfd_elf32_bfd_relax_section nds32_elf_relax_section
15707#define bfd_elf32_bfd_set_private_flags nds32_elf_set_private_flags
15708
1c8f6a4d 15709#define bfd_elf32_mkobject nds32_elf_mkobject
35c08157
KLC
15710#define elf_backend_action_discarded nds32_elf_action_discarded
15711#define elf_backend_add_symbol_hook nds32_elf_add_symbol_hook
15712#define elf_backend_check_relocs nds32_elf_check_relocs
15713#define elf_backend_adjust_dynamic_symbol nds32_elf_adjust_dynamic_symbol
15714#define elf_backend_create_dynamic_sections nds32_elf_create_dynamic_sections
15715#define elf_backend_finish_dynamic_sections nds32_elf_finish_dynamic_sections
15716#define elf_backend_finish_dynamic_symbol nds32_elf_finish_dynamic_symbol
15717#define elf_backend_size_dynamic_sections nds32_elf_size_dynamic_sections
15718#define elf_backend_relocate_section nds32_elf_relocate_section
15719#define elf_backend_gc_mark_hook nds32_elf_gc_mark_hook
15720#define elf_backend_gc_sweep_hook nds32_elf_gc_sweep_hook
15721#define elf_backend_grok_prstatus nds32_elf_grok_prstatus
15722#define elf_backend_grok_psinfo nds32_elf_grok_psinfo
15723#define elf_backend_reloc_type_class nds32_elf_reloc_type_class
15724#define elf_backend_copy_indirect_symbol nds32_elf_copy_indirect_symbol
15725#define elf_backend_link_output_symbol_hook nds32_elf_output_symbol_hook
15726#define elf_backend_output_arch_syms nds32_elf_output_arch_syms
15727#define elf_backend_object_p nds32_elf_object_p
15728#define elf_backend_final_write_processing nds32_elf_final_write_processing
15729#define elf_backend_special_sections nds32_elf_special_sections
1c8f6a4d
KLC
15730#define bfd_elf32_bfd_get_relocated_section_contents \
15731 nds32_elf_get_relocated_section_contents
35c08157
KLC
15732
15733#define elf_backend_can_gc_sections 1
15734#define elf_backend_can_refcount 1
15735#define elf_backend_want_got_plt 1
15736#define elf_backend_plt_readonly 1
15737#define elf_backend_want_plt_sym 0
15738#define elf_backend_got_header_size 12
15739#define elf_backend_may_use_rel_p 1
15740#define elf_backend_default_use_rela_p 1
15741#define elf_backend_may_use_rela_p 1
15742
15743#include "elf32-target.h"
15744
15745#undef ELF_MAXPAGESIZE
15746#define ELF_MAXPAGESIZE 0x2000
15747
15748#undef TARGET_BIG_SYM
6d00b590 15749#define TARGET_BIG_SYM nds32_elf32_linux_be_vec
35c08157
KLC
15750#undef TARGET_BIG_NAME
15751#define TARGET_BIG_NAME "elf32-nds32be-linux"
15752#undef TARGET_LITTLE_SYM
6d00b590 15753#define TARGET_LITTLE_SYM nds32_elf32_linux_le_vec
35c08157
KLC
15754#undef TARGET_LITTLE_NAME
15755#define TARGET_LITTLE_NAME "elf32-nds32le-linux"
15756#undef elf32_bed
15757#define elf32_bed elf32_nds32_lin_bed
15758
15759#include "elf32-target.h"