]>
Commit | Line | Data |
---|---|---|
0e6d798c WD |
1 | /* |
2 | * Copyright (C) 2004 PaulReynolds@lhsolutions.com | |
3 | * | |
8a316c9b SR |
4 | * (C) Copyright 2005 |
5 | * Stefan Roese, DENX Software Engineering, sr@denx.de. | |
6 | * | |
0e6d798c WD |
7 | * See file CREDITS for list of people who contributed to this |
8 | * project. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of | |
13 | * the License, or (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
23 | * MA 02111-1307 USA | |
24 | */ | |
25 | ||
26 | ||
27 | #include <common.h> | |
28 | #include "ocotea.h" | |
29 | #include <asm/processor.h> | |
30 | #include <spd_sdram.h> | |
b36df561 | 31 | #include <asm/ppc4xx-emac.h> |
0e6d798c | 32 | |
d87080b7 WD |
33 | DECLARE_GLOBAL_DATA_PTR; |
34 | ||
0e6d798c WD |
35 | #define BOOT_SMALL_FLASH 32 /* 00100000 */ |
36 | #define FLASH_ONBD_N 2 /* 00000010 */ | |
37 | #define FLASH_SRAM_SEL 1 /* 00000001 */ | |
38 | ||
39 | long int fixed_sdram (void); | |
40 | void fpga_init (void); | |
41 | ||
42 | int board_early_init_f (void) | |
43 | { | |
4b248f3f | 44 | unsigned long mfr; |
6d0f6bcf | 45 | unsigned char *fpga_base = (unsigned char *) CONFIG_SYS_FPGA_BASE; |
7ec25502 SR |
46 | unsigned char switch_status; |
47 | unsigned long cs0_base; | |
48 | unsigned long cs0_size; | |
49 | unsigned long cs0_twt; | |
50 | unsigned long cs2_base; | |
51 | unsigned long cs2_size; | |
52 | unsigned long cs2_twt; | |
53 | ||
0e6d798c WD |
54 | /*-------------------------------------------------------------------------+ |
55 | | Initialize EBC CONFIG | |
56 | +-------------------------------------------------------------------------*/ | |
d1c3b275 | 57 | mtebc(EBC0_CFG, EBC_CFG_LE_UNLOCK | |
0e6d798c WD |
58 | EBC_CFG_PTD_ENABLE | EBC_CFG_RTC_64PERCLK | |
59 | EBC_CFG_ATC_PREVIOUS | EBC_CFG_DTC_PREVIOUS | | |
60 | EBC_CFG_CTC_PREVIOUS | EBC_CFG_EMC_NONDEFAULT | | |
61 | EBC_CFG_PME_DISABLE | EBC_CFG_PR_32); | |
62 | ||
7ec25502 SR |
63 | /*-------------------------------------------------------------------------+ |
64 | | FPGA. Initialize bank 7 with default values. | |
65 | +-------------------------------------------------------------------------*/ | |
d1c3b275 | 66 | mtebc(PB7AP, EBC_BXAP_BME_DISABLED|EBC_BXAP_TWT_ENCODE(7)| |
7ec25502 SR |
67 | EBC_BXAP_BCE_DISABLE| |
68 | EBC_BXAP_CSN_ENCODE(1)|EBC_BXAP_OEN_ENCODE(1)| | |
69 | EBC_BXAP_WBN_ENCODE(1)|EBC_BXAP_WBF_ENCODE(1)| | |
70 | EBC_BXAP_TH_ENCODE(1)|EBC_BXAP_RE_DISABLED| | |
71 | EBC_BXAP_BEM_WRITEONLY| | |
72 | EBC_BXAP_PEN_DISABLED); | |
d1c3b275 | 73 | mtebc(PB7CR, EBC_BXCR_BAS_ENCODE(0x48300000)| |
7ec25502 SR |
74 | EBC_BXCR_BS_1MB|EBC_BXCR_BU_RW|EBC_BXCR_BW_8BIT); |
75 | ||
76 | /* read FPGA base register FPGA_REG0 */ | |
77 | switch_status = *fpga_base; | |
78 | ||
79 | if (switch_status & 0x40) { | |
80 | cs0_base = 0xFFE00000; | |
81 | cs0_size = EBC_BXCR_BS_2MB; | |
82 | cs0_twt = 8; | |
83 | cs2_base = 0xFF800000; | |
84 | cs2_size = EBC_BXCR_BS_4MB; | |
85 | cs2_twt = 10; | |
86 | } else { | |
87 | cs0_base = 0xFFC00000; | |
88 | cs0_size = EBC_BXCR_BS_4MB; | |
89 | cs0_twt = 10; | |
90 | cs2_base = 0xFF800000; | |
91 | cs2_size = EBC_BXCR_BS_2MB; | |
92 | cs2_twt = 8; | |
93 | } | |
94 | ||
0e6d798c WD |
95 | /*-------------------------------------------------------------------------+ |
96 | | 1 MB FLASH / 1 MB SRAM. Initialize bank 0 with default values. | |
97 | +-------------------------------------------------------------------------*/ | |
d1c3b275 | 98 | mtebc(PB0AP, EBC_BXAP_BME_DISABLED|EBC_BXAP_TWT_ENCODE(cs0_twt)| |
0e6d798c WD |
99 | EBC_BXAP_BCE_DISABLE| |
100 | EBC_BXAP_CSN_ENCODE(1)|EBC_BXAP_OEN_ENCODE(1)| | |
101 | EBC_BXAP_WBN_ENCODE(1)|EBC_BXAP_WBF_ENCODE(1)| | |
102 | EBC_BXAP_TH_ENCODE(1)|EBC_BXAP_RE_DISABLED| | |
103 | EBC_BXAP_BEM_WRITEONLY| | |
104 | EBC_BXAP_PEN_DISABLED); | |
d1c3b275 | 105 | mtebc(PB0CR, EBC_BXCR_BAS_ENCODE(cs0_base)| |
7ec25502 | 106 | cs0_size|EBC_BXCR_BU_RW|EBC_BXCR_BW_8BIT); |
0e6d798c WD |
107 | |
108 | /*-------------------------------------------------------------------------+ | |
109 | | 8KB NVRAM/RTC. Initialize bank 1 with default values. | |
110 | +-------------------------------------------------------------------------*/ | |
d1c3b275 | 111 | mtebc(PB1AP, EBC_BXAP_BME_DISABLED|EBC_BXAP_TWT_ENCODE(10)| |
0e6d798c WD |
112 | EBC_BXAP_BCE_DISABLE| |
113 | EBC_BXAP_CSN_ENCODE(1)|EBC_BXAP_OEN_ENCODE(1)| | |
114 | EBC_BXAP_WBN_ENCODE(1)|EBC_BXAP_WBF_ENCODE(1)| | |
115 | EBC_BXAP_TH_ENCODE(1)|EBC_BXAP_RE_DISABLED| | |
116 | EBC_BXAP_BEM_WRITEONLY| | |
117 | EBC_BXAP_PEN_DISABLED); | |
d1c3b275 | 118 | mtebc(PB1CR, EBC_BXCR_BAS_ENCODE(0x48000000)| |
0e6d798c WD |
119 | EBC_BXCR_BS_1MB|EBC_BXCR_BU_RW|EBC_BXCR_BW_8BIT); |
120 | ||
121 | /*-------------------------------------------------------------------------+ | |
122 | | 4 MB FLASH. Initialize bank 2 with default values. | |
123 | +-------------------------------------------------------------------------*/ | |
d1c3b275 | 124 | mtebc(PB2AP, EBC_BXAP_BME_DISABLED|EBC_BXAP_TWT_ENCODE(cs2_twt)| |
0e6d798c WD |
125 | EBC_BXAP_BCE_DISABLE| |
126 | EBC_BXAP_CSN_ENCODE(1)|EBC_BXAP_OEN_ENCODE(1)| | |
127 | EBC_BXAP_WBN_ENCODE(1)|EBC_BXAP_WBF_ENCODE(1)| | |
128 | EBC_BXAP_TH_ENCODE(1)|EBC_BXAP_RE_DISABLED| | |
129 | EBC_BXAP_BEM_WRITEONLY| | |
130 | EBC_BXAP_PEN_DISABLED); | |
d1c3b275 | 131 | mtebc(PB2CR, EBC_BXCR_BAS_ENCODE(cs2_base)| |
7ec25502 | 132 | cs2_size|EBC_BXCR_BU_RW|EBC_BXCR_BW_8BIT); |
0e6d798c WD |
133 | |
134 | /*-------------------------------------------------------------------------+ | |
135 | | FPGA. Initialize bank 7 with default values. | |
136 | +-------------------------------------------------------------------------*/ | |
d1c3b275 | 137 | mtebc(PB7AP, EBC_BXAP_BME_DISABLED|EBC_BXAP_TWT_ENCODE(7)| |
0e6d798c WD |
138 | EBC_BXAP_BCE_DISABLE| |
139 | EBC_BXAP_CSN_ENCODE(1)|EBC_BXAP_OEN_ENCODE(1)| | |
140 | EBC_BXAP_WBN_ENCODE(1)|EBC_BXAP_WBF_ENCODE(1)| | |
141 | EBC_BXAP_TH_ENCODE(1)|EBC_BXAP_RE_DISABLED| | |
142 | EBC_BXAP_BEM_WRITEONLY| | |
143 | EBC_BXAP_PEN_DISABLED); | |
d1c3b275 | 144 | mtebc(PB7CR, EBC_BXCR_BAS_ENCODE(0x48300000)| |
0e6d798c WD |
145 | EBC_BXCR_BS_1MB|EBC_BXCR_BU_RW|EBC_BXCR_BW_8BIT); |
146 | ||
147 | /*-------------------------------------------------------------------- | |
148 | * Setup the interrupt controller polarities, triggers, etc. | |
149 | *-------------------------------------------------------------------*/ | |
5de85140 SR |
150 | /* |
151 | * Because of the interrupt handling rework to handle 440GX interrupts | |
152 | * with the common code, we needed to change names of the UIC registers. | |
153 | * Here the new relationship: | |
154 | * | |
155 | * U-Boot name 440GX name | |
156 | * ----------------------- | |
157 | * UIC0 UICB0 | |
158 | * UIC1 UIC0 | |
159 | * UIC2 UIC1 | |
160 | * UIC3 UIC2 | |
161 | */ | |
952e7760 SR |
162 | mtdcr (UIC1SR, 0xffffffff); /* clear all */ |
163 | mtdcr (UIC1ER, 0x00000000); /* disable all */ | |
164 | mtdcr (UIC1CR, 0x00000009); /* SMI & UIC1 crit are critical */ | |
165 | mtdcr (UIC1PR, 0xfffffe13); /* per ref-board manual */ | |
166 | mtdcr (UIC1TR, 0x01c00008); /* per ref-board manual */ | |
167 | mtdcr (UIC1VR, 0x00000001); /* int31 highest, base=0x000 */ | |
168 | mtdcr (UIC1SR, 0xffffffff); /* clear all */ | |
169 | ||
170 | mtdcr (UIC2SR, 0xffffffff); /* clear all */ | |
171 | mtdcr (UIC2ER, 0x00000000); /* disable all */ | |
172 | mtdcr (UIC2CR, 0x00000000); /* all non-critical */ | |
173 | mtdcr (UIC2PR, 0xffffe0ff); /* per ref-board manual */ | |
174 | mtdcr (UIC2TR, 0x00ffc000); /* per ref-board manual */ | |
175 | mtdcr (UIC2VR, 0x00000001); /* int31 highest, base=0x000 */ | |
176 | mtdcr (UIC2SR, 0xffffffff); /* clear all */ | |
177 | ||
178 | mtdcr (UIC3SR, 0xffffffff); /* clear all */ | |
179 | mtdcr (UIC3ER, 0x00000000); /* disable all */ | |
180 | mtdcr (UIC3CR, 0x00000000); /* all non-critical */ | |
181 | mtdcr (UIC3PR, 0xffffffff); /* per ref-board manual */ | |
182 | mtdcr (UIC3TR, 0x00ff8c0f); /* per ref-board manual */ | |
183 | mtdcr (UIC3VR, 0x00000001); /* int31 highest, base=0x000 */ | |
184 | mtdcr (UIC3SR, 0xffffffff); /* clear all */ | |
185 | ||
186 | mtdcr (UIC0SR, 0xfc000000); /* clear all */ | |
187 | mtdcr (UIC0ER, 0x00000000); /* disable all */ | |
188 | mtdcr (UIC0CR, 0x00000000); /* all non-critical */ | |
189 | mtdcr (UIC0PR, 0xfc000000); /* */ | |
190 | mtdcr (UIC0TR, 0x00000000); /* */ | |
191 | mtdcr (UIC0VR, 0x00000001); /* */ | |
d1c3b275 | 192 | mfsdr (SDR0_MFR, mfr); |
4b248f3f | 193 | mfr &= ~SDR0_MFR_ECS_MASK; |
d1c3b275 | 194 | /* mtsdr(SDR0_MFR, mfr); */ |
0e6d798c WD |
195 | fpga_init(); |
196 | ||
197 | return 0; | |
198 | } | |
199 | ||
200 | ||
201 | int checkboard (void) | |
202 | { | |
77ddac94 | 203 | char *s = getenv ("serial#"); |
0e6d798c | 204 | |
8a316c9b SR |
205 | printf ("Board: Ocotea - AMCC PPC440GX Evaluation Board"); |
206 | if (s != NULL) { | |
207 | puts (", serial# "); | |
208 | puts (s); | |
209 | } | |
210 | putc ('\n'); | |
211 | ||
0e6d798c WD |
212 | return (0); |
213 | } | |
214 | ||
215 | ||
9973e3c6 | 216 | phys_size_t initdram (int board_type) |
0e6d798c WD |
217 | { |
218 | long dram_size = 0; | |
219 | ||
220 | #if defined(CONFIG_SPD_EEPROM) | |
d87080b7 | 221 | dram_size = spd_sdram (); |
0e6d798c WD |
222 | #else |
223 | dram_size = fixed_sdram (); | |
224 | #endif | |
225 | return dram_size; | |
226 | } | |
227 | ||
228 | ||
0e6d798c WD |
229 | #if !defined(CONFIG_SPD_EEPROM) |
230 | /************************************************************************* | |
231 | * fixed sdram init -- doesn't use serial presence detect. | |
232 | * | |
233 | * Assumes: 128 MB, non-ECC, non-registered | |
234 | * PLB @ 133 MHz | |
235 | * | |
236 | ************************************************************************/ | |
237 | long int fixed_sdram (void) | |
238 | { | |
239 | uint reg; | |
240 | ||
241 | /*-------------------------------------------------------------------- | |
242 | * Setup some default | |
243 | *------------------------------------------------------------------*/ | |
95b602ba SR |
244 | mtsdram (SDRAM0_UABBA, 0x00000000); /* ubba=0 (default) */ |
245 | mtsdram (SDRAM0_SLIO, 0x00000000); /* rdre=0 wrre=0 rarw=0 */ | |
246 | mtsdram (SDRAM0_DEVOPT, 0x00000000); /* dll=0 ds=0 (normal) */ | |
247 | mtsdram (SDRAM0_WDDCTR, 0x00000000); /* wrcp=0 dcd=0 */ | |
248 | mtsdram (SDRAM0_CLKTR, 0x40000000); /* clkp=1 (90 deg wr) dcdt=0 */ | |
0e6d798c WD |
249 | |
250 | /*-------------------------------------------------------------------- | |
251 | * Setup for board-specific specific mem | |
252 | *------------------------------------------------------------------*/ | |
253 | /* | |
254 | * Following for CAS Latency = 2.5 @ 133 MHz PLB | |
255 | */ | |
95b602ba SR |
256 | mtsdram (SDRAM0_B0CR, 0x000a4001); /* SDBA=0x000 128MB, Mode 3, enabled */ |
257 | mtsdram (SDRAM0_TR0, 0x410a4012); /* WR=2 WD=1 CL=2.5 PA=3 CP=4 LD=2 */ | |
0e6d798c | 258 | /* RA=10 RD=3 */ |
95b602ba SR |
259 | mtsdram (SDRAM0_TR1, 0x8080082f); /* SS=T2 SL=STAGE 3 CD=1 CT=0x02f */ |
260 | mtsdram (SDRAM0_RTR, 0x08200000); /* Rate 15.625 ns @ 133 MHz PLB */ | |
261 | mtsdram (SDRAM0_CFG1, 0x00000000); /* Self-refresh exit, disable PM */ | |
0e6d798c WD |
262 | udelay (400); /* Delay 200 usecs (min) */ |
263 | ||
264 | /*-------------------------------------------------------------------- | |
265 | * Enable the controller, then wait for DCEN to complete | |
266 | *------------------------------------------------------------------*/ | |
95b602ba | 267 | mtsdram (SDRAM0_CFG0, 0x86000000); /* DCEN=1, PMUD=1, 64-bit */ |
0e6d798c | 268 | for (;;) { |
95b602ba | 269 | mfsdram (SDRAM0_MCSTS, reg); |
0e6d798c WD |
270 | if (reg & 0x80000000) |
271 | break; | |
272 | } | |
273 | ||
274 | return (128 * 1024 * 1024); /* 128 MB */ | |
275 | } | |
276 | #endif /* !defined(CONFIG_SPD_EEPROM) */ | |
277 | ||
0e6d798c WD |
278 | void fpga_init(void) |
279 | { | |
280 | unsigned long group; | |
281 | unsigned long sdr0_pfc0; | |
282 | unsigned long sdr0_pfc1; | |
283 | unsigned long sdr0_cust0; | |
284 | unsigned long pvr; | |
285 | ||
d1c3b275 SR |
286 | mfsdr (SDR0_PFC0, sdr0_pfc0); |
287 | mfsdr (SDR0_PFC1, sdr0_pfc1); | |
0e6d798c WD |
288 | group = SDR0_PFC1_EPS_DECODE(sdr0_pfc1); |
289 | pvr = get_pvr (); | |
290 | ||
291 | sdr0_pfc0 = (sdr0_pfc0 & ~SDR0_PFC0_GEIE_MASK) | SDR0_PFC0_GEIE_TRE; | |
292 | if ( ((pvr == PVR_440GX_RA) || (pvr == PVR_440GX_RB)) && ((group == 4) || (group == 5))) { | |
293 | sdr0_pfc0 = (sdr0_pfc0 & ~SDR0_PFC0_TRE_MASK) | SDR0_PFC0_TRE_DISABLE; | |
294 | sdr0_pfc1 = (sdr0_pfc1 & ~SDR0_PFC1_CTEMS_MASK) | SDR0_PFC1_CTEMS_EMS; | |
295 | out8(FPGA_REG2, (in8(FPGA_REG2) & ~FPGA_REG2_EXT_INTFACE_MASK) | | |
296 | FPGA_REG2_EXT_INTFACE_ENABLE); | |
d1c3b275 SR |
297 | mtsdr (SDR0_PFC0, sdr0_pfc0); |
298 | mtsdr (SDR0_PFC1, sdr0_pfc1); | |
0e6d798c WD |
299 | } else { |
300 | sdr0_pfc0 = (sdr0_pfc0 & ~SDR0_PFC0_TRE_MASK) | SDR0_PFC0_TRE_ENABLE; | |
301 | switch (group) | |
302 | { | |
303 | case 0: | |
304 | case 1: | |
305 | case 2: | |
306 | /* CPU trace A */ | |
307 | out8(FPGA_REG2, (in8(FPGA_REG2) & ~FPGA_REG2_EXT_INTFACE_MASK) | | |
308 | FPGA_REG2_EXT_INTFACE_ENABLE); | |
309 | sdr0_pfc1 = (sdr0_pfc1 & ~SDR0_PFC1_CTEMS_MASK) | SDR0_PFC1_CTEMS_EMS; | |
d1c3b275 SR |
310 | mtsdr (SDR0_PFC0, sdr0_pfc0); |
311 | mtsdr (SDR0_PFC1, sdr0_pfc1); | |
0e6d798c WD |
312 | break; |
313 | case 3: | |
314 | case 4: | |
315 | case 5: | |
316 | case 6: | |
317 | /* CPU trace B - Over EBMI */ | |
318 | sdr0_pfc1 = (sdr0_pfc1 & ~SDR0_PFC1_CTEMS_MASK) | SDR0_PFC1_CTEMS_CPUTRACE; | |
d1c3b275 SR |
319 | mtsdr (SDR0_PFC0, sdr0_pfc0); |
320 | mtsdr (SDR0_PFC1, sdr0_pfc1); | |
0e6d798c WD |
321 | out8(FPGA_REG2, (in8(FPGA_REG2) & ~FPGA_REG2_EXT_INTFACE_MASK) | |
322 | FPGA_REG2_EXT_INTFACE_DISABLE); | |
323 | break; | |
324 | } | |
325 | } | |
326 | ||
327 | /* Initialize the ethernet specific functions in the fpga */ | |
d1c3b275 SR |
328 | mfsdr(SDR0_PFC1, sdr0_pfc1); |
329 | mfsdr(SDR0_CUST0, sdr0_cust0); | |
0e6d798c WD |
330 | if ( (SDR0_PFC1_EPS_DECODE(sdr0_pfc1) == 4) && |
331 | ((SDR0_CUST0_RGMII2_DECODE(sdr0_cust0) == RGMII_FER_GMII) || | |
332 | (SDR0_CUST0_RGMII2_DECODE(sdr0_cust0) == RGMII_FER_TBI))) | |
333 | { | |
334 | if ((in8(FPGA_REG0) & FPGA_REG0_ECLS_MASK) == FPGA_REG0_ECLS_VER1) | |
335 | { | |
336 | out8(FPGA_REG3, (in8(FPGA_REG3) & ~FPGA_REG3_ENET_MASK1) | | |
337 | FPGA_REG3_ENET_GROUP7); | |
338 | } | |
339 | else | |
340 | { | |
341 | if (SDR0_CUST0_RGMII2_DECODE(sdr0_cust0) == RGMII_FER_GMII) | |
342 | { | |
343 | out8(FPGA_REG3, (in8(FPGA_REG3) & ~FPGA_REG3_ENET_MASK2) | | |
344 | FPGA_REG3_ENET_GROUP7); | |
345 | } | |
346 | else | |
347 | { | |
348 | out8(FPGA_REG3, (in8(FPGA_REG3) & ~FPGA_REG3_ENET_MASK2) | | |
349 | FPGA_REG3_ENET_GROUP8); | |
350 | } | |
351 | } | |
352 | } | |
353 | else | |
354 | { | |
355 | if ((in8(FPGA_REG0) & FPGA_REG0_ECLS_MASK) == FPGA_REG0_ECLS_VER1) | |
356 | { | |
357 | out8(FPGA_REG3, (in8(FPGA_REG3) & ~FPGA_REG3_ENET_MASK1) | | |
358 | FPGA_REG3_ENET_ENCODE1(SDR0_PFC1_EPS_DECODE(sdr0_pfc1))); | |
359 | } | |
360 | else | |
361 | { | |
362 | out8(FPGA_REG3, (in8(FPGA_REG3) & ~FPGA_REG3_ENET_MASK2) | | |
363 | FPGA_REG3_ENET_ENCODE2(SDR0_PFC1_EPS_DECODE(sdr0_pfc1))); | |
364 | } | |
365 | } | |
366 | out8(FPGA_REG4, FPGA_REG4_GPHY_MODE10 | | |
367 | FPGA_REG4_GPHY_MODE100 | FPGA_REG4_GPHY_MODE1000 | | |
368 | FPGA_REG4_GPHY_FRC_DPLX | FPGA_REG4_CONNECT_PHYS); | |
369 | ||
370 | /* reset the gigabyte phy if necessary */ | |
371 | if (SDR0_PFC1_EPS_DECODE(sdr0_pfc1) >= 3) | |
372 | { | |
373 | if ((in8(FPGA_REG0) & FPGA_REG0_ECLS_MASK) == FPGA_REG0_ECLS_VER1) | |
374 | { | |
375 | out8(FPGA_REG3, in8(FPGA_REG3) & ~FPGA_REG3_GIGABIT_RESET_DISABLE); | |
376 | udelay(10000); | |
377 | out8(FPGA_REG3, in8(FPGA_REG3) | FPGA_REG3_GIGABIT_RESET_DISABLE); | |
378 | } | |
379 | else | |
380 | { | |
381 | out8(FPGA_REG2, in8(FPGA_REG2) & ~FPGA_REG2_GIGABIT_RESET_DISABLE); | |
382 | udelay(10000); | |
383 | out8(FPGA_REG2, in8(FPGA_REG2) | FPGA_REG2_GIGABIT_RESET_DISABLE); | |
384 | } | |
385 | } | |
386 | ||
57275b69 SR |
387 | /* |
388 | * new Ocotea with Rev. F (pass 3) chips has SMII PHY reset | |
389 | */ | |
390 | if ((in8(FPGA_REG0) & FPGA_REG0_ECLS_MASK) == FPGA_REG0_ECLS_VER2) { | |
391 | out8(FPGA_REG2, in8(FPGA_REG2) & ~FPGA_REG2_SMII_RESET_DISABLE); | |
392 | udelay(10000); | |
393 | out8(FPGA_REG2, in8(FPGA_REG2) | FPGA_REG2_SMII_RESET_DISABLE); | |
394 | } | |
395 | ||
0e6d798c WD |
396 | /* Turn off the LED's */ |
397 | out8(FPGA_REG3, (in8(FPGA_REG3) & ~FPGA_REG3_STAT_MASK) | | |
398 | FPGA_REG3_STAT_LED8_DISAB | FPGA_REG3_STAT_LED4_DISAB | | |
399 | FPGA_REG3_STAT_LED2_DISAB | FPGA_REG3_STAT_LED1_DISAB); | |
400 | ||
401 | return; | |
402 | } |