]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/colibri_pxa270/colibri_pxa270.c
PXA: pxa-regs.h cleanup
[people/ms/u-boot.git] / board / colibri_pxa270 / colibri_pxa270.c
CommitLineData
2e49984b
MV
1/*
2 * Toradex Colibri PXA270 Support
3 *
4 * Copyright (C) 2010 Marek Vasut <marek.vasut@gmail.com>
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation; either version 2 of
9 * the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
19 * MA 02111-1307 USA
20 */
21
22#include <common.h>
23#include <asm/arch/hardware.h>
c7e61334 24#include <netdev.h>
3ba8bf7c 25#include <asm/io.h>
2e49984b
MV
26
27DECLARE_GLOBAL_DATA_PTR;
28
29/* ------------------------------------------------------------------------- */
30
31/*
32 * Miscelaneous platform dependent initialisations
33 */
34extern struct serial_device serial_ffuart_device;
35extern struct serial_device serial_btuart_device;
36extern struct serial_device serial_stuart_device;
37
38struct serial_device *default_serial_console (void)
39{
40 return &serial_ffuart_device;
41}
42
43int board_init (void)
44{
45 /* memory and cpu-speed are setup before relocation */
46 /* so we do _nothing_ here */
47
48 /* arch number of vpac270 */
49 gd->bd->bi_arch_number = MACH_TYPE_COLIBRI;
50
51 /* adress of boot parameters */
52 gd->bd->bi_boot_params = 0xa0000100;
53
54 return 0;
55}
56
57int dram_init (void)
58{
59 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
60
61 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
62
63 return 0;
64}
65
66#ifdef CONFIG_CMD_USB
67int usb_board_init(void)
68{
3ba8bf7c
MV
69 writel((readl(UHCHR) | UHCHR_PCPL | UHCHR_PSPL) &
70 ~(UHCHR_SSEP0 | UHCHR_SSEP1 | UHCHR_SSEP2 | UHCHR_SSE),
71 UHCHR);
2e49984b 72
3ba8bf7c 73 writel(readl(UHCHR) | UHCHR_FSBIR, UHCHR);
2e49984b
MV
74
75 while (UHCHR & UHCHR_FSBIR);
76
3ba8bf7c
MV
77 writel(readl(UHCHR) & ~UHCHR_SSE, UHCHR);
78 writel((UHCHIE_UPRIE | UHCHIE_RWIE), UHCHIE);
2e49984b
MV
79
80 /* Clear any OTG Pin Hold */
3ba8bf7c
MV
81 if (readl(PSSR) & PSSR_OTGPH)
82 writel(readl(PSSR) | PSSR_OTGPH, PSSR);
2e49984b 83
3ba8bf7c
MV
84 writel(readl(UHCRHDA) & ~(0x200), UHCRHDA);
85 writel(readl(UHCRHDA) | 0x100, UHCRHDA);
2e49984b
MV
86
87 /* Set port power control mask bits, only 3 ports. */
3ba8bf7c 88 writel(readl(UHCRHDB) | (0x7<<17), UHCRHDB);
2e49984b
MV
89
90 /* enable port 2 */
3ba8bf7c
MV
91 writel(readl(UP2OCR) | UP2OCR_HXOE | UP2OCR_HXS |
92 UP2OCR_DMPDE | UP2OCR_DPPDE, UP2OCR);
2e49984b
MV
93
94 return 0;
95}
96
97void usb_board_init_fail(void)
98{
99 return;
100}
101
102void usb_board_stop(void)
103{
3ba8bf7c 104 writel(readl(UHCHR) | UHCHR_FHR, UHCHR);
2e49984b 105 udelay(11);
3ba8bf7c 106 writel(readl(UHCHR) & ~UHCHR_FHR, UHCHR);
2e49984b 107
3ba8bf7c 108 writel(readl(UHCCOMS) | 1, UHCCOMS);
2e49984b
MV
109 udelay(10);
110
3ba8bf7c 111 writel(readl(CKEN) & ~CKEN10_USBHOST, CKEN);
2e49984b
MV
112
113 return;
114}
115#endif
116
117#ifdef CONFIG_DRIVER_DM9000
118int board_eth_init(bd_t *bis)
119{
120 return dm9000_initialize(bis);
121}
122#endif