]>
Commit | Line | Data |
---|---|---|
14c32614 TS |
1 | /* |
2 | * (C) Copyright 2011 | |
3 | * egnite GmbH <info@egnite.de> | |
4 | * | |
5 | * (C) Copyright 2010 | |
6 | * Ole Reinhardt <ole.reinhardt@thermotemp.de> | |
7 | * | |
1a459660 | 8 | * SPDX-License-Identifier: GPL-2.0+ |
14c32614 TS |
9 | */ |
10 | ||
11 | /* | |
12 | * Ethernut 5 general board support | |
13 | * | |
14 | * Ethernut is an open source hardware and software project for | |
15 | * embedded Ethernet devices. Hardware layouts and CAD files are | |
16 | * freely available under BSD-like license. | |
17 | * | |
18 | * Ethernut 5 is the first member of the Ethernut board family | |
19 | * with U-Boot and Linux support. This implementation is based | |
20 | * on the original work done by Ole Reinhardt, but heavily modified | |
21 | * to support additional features and the latest board revision 5.0F. | |
22 | * | |
23 | * Main board components are by default: | |
24 | * | |
25 | * Atmel AT91SAM9XE512 CPU with 512 kBytes NOR Flash | |
26 | * 2 x 64 MBytes Micron MT48LC32M16A2P SDRAM | |
27 | * 512 MBytes Micron MT29F4G08ABADA NAND Flash | |
28 | * 4 MBytes Atmel AT45DB321D DataFlash | |
29 | * SMSC LAN8710 Ethernet PHY | |
30 | * Atmel ATmega168 MCU used for power management | |
31 | * Linear Technology LTC4411 PoE controller | |
32 | * | |
33 | * U-Boot relevant board interfaces are: | |
34 | * | |
35 | * 100 Mbit Ethernet with IEEE 802.3af PoE | |
36 | * RS-232 serial port | |
37 | * USB host and device | |
38 | * MMC/SD-Card slot | |
39 | * Expansion port with I2C, SPI and more... | |
40 | * | |
41 | * Typically the U-Boot image is loaded from serial DataFlash into | |
42 | * SDRAM by the samboot boot loader, which is located in internal | |
43 | * NOR Flash and provides all essential initializations like CPU | |
44 | * and peripheral clocks and, of course, the SDRAM configuration. | |
45 | * | |
46 | * For testing purposes it is also possibly to directly transfer | |
47 | * the image into SDRAM via JTAG. A tested configuration exists | |
48 | * for the Turtelizer 2 hardware dongle and the OpenOCD software. | |
49 | * In this case the latter will do the basic hardware configuration | |
50 | * via its reset-init script. | |
51 | * | |
52 | * For additional information visit the project home page at | |
53 | * http://www.ethernut.de/ | |
54 | */ | |
55 | ||
56 | #include <common.h> | |
57 | #include <net.h> | |
58 | #include <netdev.h> | |
59 | #include <miiphy.h> | |
60 | #include <i2c.h> | |
61 | #include <spi.h> | |
62 | #include <dataflash.h> | |
63 | #include <mmc.h> | |
77c3d844 | 64 | #include <atmel_mci.h> |
14c32614 TS |
65 | |
66 | #include <asm/arch/at91sam9260.h> | |
67 | #include <asm/arch/at91sam9260_matrix.h> | |
68 | #include <asm/arch/at91sam9_smc.h> | |
69 | #include <asm/arch/at91_common.h> | |
70 | #include <asm/arch/at91_pmc.h> | |
71 | #include <asm/arch/at91_spi.h> | |
72 | #include <asm/arch/gpio.h> | |
73 | #include <asm/io.h> | |
ac45bb16 | 74 | #include <asm/gpio.h> |
14c32614 TS |
75 | |
76 | #include "ethernut5_pwrman.h" | |
77 | ||
78 | DECLARE_GLOBAL_DATA_PTR; | |
79 | ||
80 | AT91S_DATAFLASH_INFO dataflash_info[CONFIG_SYS_MAX_DATAFLASH_BANKS]; | |
81 | ||
82 | struct dataflash_addr cs[CONFIG_SYS_MAX_DATAFLASH_BANKS] = { | |
83 | {CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0, 0} | |
84 | }; | |
85 | ||
86 | /* | |
87 | * In fact we have 7 partitions, but u-boot supports 5 only. This is | |
88 | * no big deal, because the first partition is reserved for applications | |
89 | * and the last one is used by Nut/OS. Both need not to be visible here. | |
90 | */ | |
91 | dataflash_protect_t area_list[NB_DATAFLASH_AREA] = { | |
92 | { 0x00021000, 0x00041FFF, FLAG_PROTECT_SET, 0, "setup" }, | |
93 | { 0x00042000, 0x000C5FFF, FLAG_PROTECT_SET, 0, "uboot" }, | |
94 | { 0x000C6000, 0x00359FFF, FLAG_PROTECT_SET, 0, "kernel" }, | |
95 | { 0x0035A000, 0x003DDFFF, FLAG_PROTECT_SET, 0, "nutos" }, | |
96 | { 0x003DE000, 0x003FEFFF, FLAG_PROTECT_CLEAR, 0, "env" } | |
97 | }; | |
98 | ||
99 | /* | |
100 | * This is called last during early initialization. Most of the basic | |
101 | * hardware interfaces are up and running. | |
102 | * | |
103 | * The SDRAM hardware has been configured by the first stage boot loader. | |
104 | * We only need to announce its size, using u-boot's memory check. | |
105 | */ | |
106 | int dram_init(void) | |
107 | { | |
108 | gd->ram_size = get_ram_size( | |
109 | (void *)CONFIG_SYS_SDRAM_BASE, | |
110 | CONFIG_SYS_SDRAM_SIZE); | |
111 | return 0; | |
112 | } | |
113 | ||
114 | #ifdef CONFIG_CMD_NAND | |
115 | static void ethernut5_nand_hw_init(void) | |
116 | { | |
117 | struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC; | |
118 | struct at91_matrix *matrix = (struct at91_matrix *)ATMEL_BASE_MATRIX; | |
119 | unsigned long csa; | |
120 | ||
121 | /* Assign CS3 to NAND/SmartMedia Interface */ | |
122 | csa = readl(&matrix->ebicsa); | |
123 | csa |= AT91_MATRIX_CS3A_SMC_SMARTMEDIA; | |
124 | writel(csa, &matrix->ebicsa); | |
125 | ||
126 | /* Configure SMC CS3 for NAND/SmartMedia */ | |
127 | writel(AT91_SMC_SETUP_NWE(1) | AT91_SMC_SETUP_NCS_WR(0) | | |
128 | AT91_SMC_SETUP_NRD(1) | AT91_SMC_SETUP_NCS_RD(0), | |
129 | &smc->cs[3].setup); | |
130 | writel(AT91_SMC_PULSE_NWE(3) | AT91_SMC_PULSE_NCS_WR(3) | | |
131 | AT91_SMC_PULSE_NRD(3) | AT91_SMC_PULSE_NCS_RD(3), | |
132 | &smc->cs[3].pulse); | |
133 | writel(AT91_SMC_CYCLE_NWE(5) | AT91_SMC_CYCLE_NRD(5), | |
134 | &smc->cs[3].cycle); | |
135 | writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE | | |
136 | AT91_SMC_MODE_EXNW_DISABLE | | |
137 | AT91_SMC_MODE_DBW_8 | | |
138 | AT91_SMC_MODE_TDF_CYCLE(2), | |
139 | &smc->cs[3].mode); | |
140 | ||
141 | #ifdef CONFIG_SYS_NAND_READY_PIN | |
142 | /* Ready pin is optional. */ | |
143 | at91_set_pio_input(CONFIG_SYS_NAND_READY_PIN, 1); | |
144 | #endif | |
ac45bb16 | 145 | gpio_direction_output(CONFIG_SYS_NAND_ENABLE_PIN, 1); |
14c32614 TS |
146 | } |
147 | #endif | |
148 | ||
149 | /* | |
150 | * This is called first during late initialization. | |
151 | */ | |
152 | int board_init(void) | |
153 | { | |
154 | struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; | |
155 | ||
156 | /* Enable clocks for all PIOs */ | |
157 | writel((1 << ATMEL_ID_PIOA) | (1 << ATMEL_ID_PIOB) | | |
158 | (1 << ATMEL_ID_PIOC), | |
159 | &pmc->pcer); | |
160 | /* Set adress of boot parameters. */ | |
161 | gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100; | |
162 | /* Initialize UARTs and power management. */ | |
163 | at91_seriald_hw_init(); | |
164 | ethernut5_power_init(); | |
165 | #ifdef CONFIG_CMD_NAND | |
166 | ethernut5_nand_hw_init(); | |
167 | #endif | |
168 | #ifdef CONFIG_HAS_DATAFLASH | |
169 | at91_spi0_hw_init(1 << 0); | |
170 | #endif | |
171 | return 0; | |
172 | } | |
173 | ||
174 | #ifdef CONFIG_MACB | |
175 | /* | |
176 | * This is optionally called last during late initialization. | |
177 | */ | |
178 | int board_eth_init(bd_t *bis) | |
179 | { | |
180 | const char *devname; | |
181 | unsigned short mode; | |
182 | struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; | |
183 | ||
184 | /* Enable on-chip EMAC clock. */ | |
185 | writel(1 << ATMEL_ID_EMAC0, &pmc->pcer); | |
186 | /* Need to reset PHY via power management. */ | |
187 | ethernut5_phy_reset(); | |
188 | /* Set peripheral pins. */ | |
189 | at91_macb_hw_init(); | |
190 | /* Basic EMAC initialization. */ | |
191 | if (macb_eth_initialize(0, (void *)ATMEL_BASE_EMAC0, CONFIG_PHY_ID)) | |
192 | return -1; | |
193 | /* | |
194 | * Early board revisions have a pull-down at the PHY's MODE0 | |
195 | * strap pin, which forces the PHY into power down. Here we | |
196 | * switch to all-capable mode. | |
197 | */ | |
198 | devname = miiphy_get_current_dev(); | |
199 | if (miiphy_read(devname, 0, 18, &mode) == 0) { | |
200 | /* Set mode[2:0] to 0b111. */ | |
201 | mode |= 0x00E0; | |
202 | miiphy_write(devname, 0, 18, mode); | |
203 | /* Soft reset overrides strap pins. */ | |
204 | miiphy_write(devname, 0, MII_BMCR, BMCR_RESET); | |
205 | } | |
206 | /* Sync environment with network devices, needed for nfsroot. */ | |
207 | return eth_init(gd->bd); | |
208 | } | |
209 | #endif | |
210 | ||
211 | #ifdef CONFIG_GENERIC_ATMEL_MCI | |
212 | int board_mmc_init(bd_t *bd) | |
213 | { | |
214 | struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; | |
215 | ||
216 | /* Enable MCI clock. */ | |
217 | writel(1 << ATMEL_ID_MCI, &pmc->pcer); | |
218 | /* Initialize MCI hardware. */ | |
219 | at91_mci_hw_init(); | |
220 | /* Register the device. */ | |
221 | return atmel_mci_init((void *)ATMEL_BASE_MCI); | |
222 | } | |
223 | ||
2271e7c6 | 224 | int board_mmc_getcd(struct mmc *mmc) |
14c32614 | 225 | { |
2271e7c6 | 226 | return !at91_get_pio_value(CONFIG_SYS_MMC_CD_PIN); |
14c32614 TS |
227 | } |
228 | #endif | |
229 | ||
230 | #ifdef CONFIG_ATMEL_SPI | |
231 | /* | |
232 | * Note, that u-boot uses different code for SPI bus access. While | |
233 | * memory routines use automatic chip select control, the serial | |
234 | * flash support requires 'manual' GPIO control. Thus, we switch | |
235 | * modes. | |
236 | */ | |
237 | void spi_cs_activate(struct spi_slave *slave) | |
238 | { | |
239 | /* Enable NPCS0 in GPIO mode. This disables peripheral control. */ | |
240 | at91_set_pio_output(AT91_PIO_PORTA, 3, 0); | |
241 | } | |
242 | ||
243 | void spi_cs_deactivate(struct spi_slave *slave) | |
244 | { | |
245 | /* Disable NPCS0 in GPIO mode. */ | |
246 | at91_set_pio_output(AT91_PIO_PORTA, 3, 1); | |
247 | /* Switch back to peripheral chip select control. */ | |
248 | at91_set_a_periph(AT91_PIO_PORTA, 3, 1); | |
249 | } | |
250 | ||
251 | int spi_cs_is_valid(unsigned int bus, unsigned int cs) | |
252 | { | |
253 | return bus == 0 && cs == 0; | |
254 | } | |
255 | #endif |