]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/freescale/mpc8560ads/law.c
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / board / freescale / mpc8560ads / law.c
CommitLineData
7232a272
KG
1/*
2 * Copyright 2008 Freescale Semiconductor, Inc.
3 *
4 * (C) Copyright 2000
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#include <common.h>
27#include <asm/fsl_law.h>
28#include <asm/mmu.h>
29
30/*
31 * LAW(Local Access Window) configuration:
32 *
33 * 0x0000_0000 0x7fff_ffff DDR 2G
34 * 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
35 * 0xc000_0000 0xdfff_ffff RapidIO 512M
36 * 0xe000_0000 0xe000_ffff CCSR 1M
37 * 0xe200_0000 0xe2ff_ffff PCI1 IO 16M
38 * 0xf000_0000 0xf7ff_ffff SDRAM 128M
39 * 0xf800_0000 0xf80f_ffff BCSR 1M
40 * 0xff00_0000 0xffff_ffff FLASH (boot bank) 16M
41 *
42 * Notes:
43 * CCSRBAR and L2-as-SRAM don't need a configured Local Access Window.
44 * If flash is 8M at default position (last 8M), no LAW needed.
45 */
46
47struct law_entry law_table[] = {
48#ifndef CONFIG_SPD_EEPROM
6d0f6bcf 49 SET_LAW(CONFIG_SYS_DDR_SDRAM_BASE, LAW_SIZE_128M, LAW_TRGT_IF_DDR),
7232a272 50#endif
6d0f6bcf 51 SET_LAW(CONFIG_SYS_PCI1_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCI),
7232a272 52 /* This is not so much the SDRAM map as it is the whole localbus map. */
6d0f6bcf
JCPV
53 SET_LAW(CONFIG_SYS_LBC_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_LBC),
54 SET_LAW(CONFIG_SYS_PCI1_IO_PHYS, LAW_SIZE_1M, LAW_TRGT_IF_PCI),
55 SET_LAW(CONFIG_SYS_RIO_MEM_BASE, LAWAR_SIZE_512M, LAW_TRGT_IF_RIO),
7232a272
KG
56};
57
58int num_law_entries = ARRAY_SIZE(law_table);