]>
Commit | Line | Data |
---|---|---|
4d6c9671 PW |
1 | /* |
2 | * Copyright (c) 2013 Samsung Electronics Co., Ltd. All rights reserved. | |
3 | * Sanghee Kim <sh0130.kim@samsung.com> | |
4 | * Piotr Wilczek <p.wilczek@samsung.com> | |
5 | * | |
6 | * SPDX-License-Identifier: GPL-2.0+ | |
7 | */ | |
8 | ||
9 | #include <common.h> | |
10 | #include <lcd.h> | |
903fd795 | 11 | #include <asm/gpio.h> |
4d6c9671 PW |
12 | #include <asm/arch/pinmux.h> |
13 | #include <asm/arch/power.h> | |
1ecab0f3 | 14 | #include <asm/arch/mipi_dsim.h> |
4d6c9671 PW |
15 | #include <power/pmic.h> |
16 | #include <power/max77686_pmic.h> | |
17 | #include <power/battery.h> | |
18 | #include <power/max77693_pmic.h> | |
19 | #include <power/max77693_muic.h> | |
20 | #include <power/max77693_fg.h> | |
21 | #include <libtizen.h> | |
22 | #include <errno.h> | |
ab8efbb2 | 23 | #include <usb.h> |
5d5716ee | 24 | #include <usb/dwc2_udc.h> |
ab8efbb2 | 25 | #include <usb_mass_storage.h> |
4d6c9671 PW |
26 | |
27 | DECLARE_GLOBAL_DATA_PTR; | |
28 | ||
4d6c9671 PW |
29 | static unsigned int board_rev = -1; |
30 | ||
31 | static inline u32 get_model_rev(void); | |
32 | ||
33 | static void check_hw_revision(void) | |
34 | { | |
35 | int modelrev = 0; | |
7f196101 | 36 | char str[12]; |
4d6c9671 PW |
37 | int i; |
38 | ||
4d6c9671 PW |
39 | /* |
40 | * GPM1[1:0]: MODEL_REV[1:0] | |
41 | * Don't set as pull-none for these N/C pin. | |
42 | * TRM say that it may cause unexcepted state and leakage current. | |
43 | * and pull-none is only for output function. | |
44 | */ | |
7f196101 SG |
45 | for (i = 0; i < 2; i++) { |
46 | int pin = i + EXYNOS4X12_GPIO_M10; | |
47 | ||
48 | sprintf(str, "model_rev%d", i); | |
49 | gpio_request(pin, str); | |
50 | gpio_cfg_pin(pin, S5P_GPIO_INPUT); | |
51 | } | |
4d6c9671 PW |
52 | |
53 | /* GPM1[5:2]: HW_REV[3:0] */ | |
7f196101 SG |
54 | for (i = 0; i < 4; i++) { |
55 | int pin = i + EXYNOS4X12_GPIO_M12; | |
56 | ||
57 | sprintf(str, "hw_rev%d", i); | |
58 | gpio_request(pin, str); | |
59 | gpio_cfg_pin(pin, S5P_GPIO_INPUT); | |
60 | gpio_set_pull(pin, S5P_GPIO_PULL_NONE); | |
4d6c9671 PW |
61 | } |
62 | ||
63 | /* GPM1[1:0]: MODEL_REV[1:0] */ | |
64 | for (i = 0; i < 2; i++) | |
f6ae1ca0 | 65 | modelrev |= (gpio_get_value(EXYNOS4X12_GPIO_M10 + i) << i); |
4d6c9671 PW |
66 | |
67 | /* board_rev[15:8] = model */ | |
68 | board_rev = modelrev << 8; | |
69 | } | |
70 | ||
4d6c9671 PW |
71 | u32 get_board_rev(void) |
72 | { | |
73 | return board_rev; | |
74 | } | |
75 | ||
76 | static inline u32 get_model_rev(void) | |
77 | { | |
78 | return (board_rev >> 8) & 0xff; | |
79 | } | |
80 | ||
81 | static void board_external_gpio_init(void) | |
82 | { | |
4d6c9671 PW |
83 | /* |
84 | * some pins which in alive block are connected with external pull-up | |
85 | * but it's default setting is pull-down. | |
86 | * if that pin set as input then that floated | |
87 | */ | |
88 | ||
f6ae1ca0 AS |
89 | gpio_set_pull(EXYNOS4X12_GPIO_X02, S5P_GPIO_PULL_NONE); /* PS_ALS_INT */ |
90 | gpio_set_pull(EXYNOS4X12_GPIO_X04, S5P_GPIO_PULL_NONE); /* TSP_nINT */ | |
91 | gpio_set_pull(EXYNOS4X12_GPIO_X07, S5P_GPIO_PULL_NONE); /* AP_PMIC_IRQ*/ | |
92 | gpio_set_pull(EXYNOS4X12_GPIO_X15, S5P_GPIO_PULL_NONE); /* IF_PMIC_IRQ*/ | |
93 | gpio_set_pull(EXYNOS4X12_GPIO_X20, S5P_GPIO_PULL_NONE); /* VOL_UP */ | |
94 | gpio_set_pull(EXYNOS4X12_GPIO_X21, S5P_GPIO_PULL_NONE); /* VOL_DOWN */ | |
95 | gpio_set_pull(EXYNOS4X12_GPIO_X23, S5P_GPIO_PULL_NONE); /* FUEL_ALERT */ | |
96 | gpio_set_pull(EXYNOS4X12_GPIO_X24, S5P_GPIO_PULL_NONE); /* ADC_INT */ | |
97 | gpio_set_pull(EXYNOS4X12_GPIO_X27, S5P_GPIO_PULL_NONE); /* nPOWER */ | |
98 | gpio_set_pull(EXYNOS4X12_GPIO_X30, S5P_GPIO_PULL_NONE); /* WPC_INT */ | |
99 | gpio_set_pull(EXYNOS4X12_GPIO_X35, S5P_GPIO_PULL_NONE); /* OK_KEY */ | |
100 | gpio_set_pull(EXYNOS4X12_GPIO_X37, S5P_GPIO_PULL_NONE); /* HDMI_HPD */ | |
4d6c9671 PW |
101 | } |
102 | ||
103 | #ifdef CONFIG_SYS_I2C_INIT_BOARD | |
104 | static void board_init_i2c(void) | |
105 | { | |
2d8f1e27 PW |
106 | int err; |
107 | ||
4d6c9671 | 108 | /* I2C_7 */ |
2d8f1e27 PW |
109 | err = exynos_pinmux_config(PERIPH_ID_I2C7, PINMUX_FLAG_NONE); |
110 | if (err) { | |
111 | debug("I2C%d not configured\n", (I2C_7)); | |
112 | return; | |
113 | } | |
4d6c9671 PW |
114 | |
115 | /* I2C_8 */ | |
7f196101 SG |
116 | gpio_request(EXYNOS4X12_GPIO_F14, "i2c8_clk"); |
117 | gpio_request(EXYNOS4X12_GPIO_F15, "i2c8_data"); | |
f6ae1ca0 AS |
118 | gpio_direction_output(EXYNOS4X12_GPIO_F14, 1); |
119 | gpio_direction_output(EXYNOS4X12_GPIO_F15, 1); | |
4d6c9671 PW |
120 | |
121 | /* I2C_9 */ | |
7f196101 SG |
122 | gpio_request(EXYNOS4X12_GPIO_M21, "i2c9_clk"); |
123 | gpio_request(EXYNOS4X12_GPIO_M20, "i2c9_data"); | |
f6ae1ca0 AS |
124 | gpio_direction_output(EXYNOS4X12_GPIO_M21, 1); |
125 | gpio_direction_output(EXYNOS4X12_GPIO_M20, 1); | |
4d6c9671 PW |
126 | } |
127 | #endif | |
128 | ||
2d8f1e27 PW |
129 | #ifdef CONFIG_SYS_I2C_SOFT |
130 | int get_soft_i2c_scl_pin(void) | |
131 | { | |
132 | if (I2C_ADAP_HWNR) | |
f6ae1ca0 | 133 | return EXYNOS4X12_GPIO_M21; /* I2C9 */ |
2d8f1e27 | 134 | else |
f6ae1ca0 | 135 | return EXYNOS4X12_GPIO_F14; /* I2C8 */ |
2d8f1e27 PW |
136 | } |
137 | ||
138 | int get_soft_i2c_sda_pin(void) | |
139 | { | |
140 | if (I2C_ADAP_HWNR) | |
f6ae1ca0 | 141 | return EXYNOS4X12_GPIO_M20; /* I2C9 */ |
2d8f1e27 | 142 | else |
f6ae1ca0 | 143 | return EXYNOS4X12_GPIO_F15; /* I2C8 */ |
2d8f1e27 PW |
144 | } |
145 | #endif | |
146 | ||
1ecab0f3 | 147 | int exynos_early_init_f(void) |
4d6c9671 | 148 | { |
4d6c9671 PW |
149 | board_external_gpio_init(); |
150 | ||
4d6c9671 PW |
151 | return 0; |
152 | } | |
153 | ||
154 | static int pmic_init_max77686(void); | |
155 | ||
1ecab0f3 | 156 | int exynos_init(void) |
4d6c9671 | 157 | { |
24542528 ŁM |
158 | struct exynos4_power *pwr = |
159 | (struct exynos4_power *)samsung_get_base_power(); | |
160 | ||
1ecab0f3 PW |
161 | check_hw_revision(); |
162 | printf("HW Revision:\t0x%04x\n", board_rev); | |
4d6c9671 | 163 | |
24542528 ŁM |
164 | /* |
165 | * First bootloader on the TRATS2 platform uses | |
166 | * INFORM4 and INFORM5 registers for recovery | |
167 | * | |
168 | * To indicate correct boot chain - those two | |
169 | * registers must be cleared out | |
170 | */ | |
171 | writel(0, &pwr->inform4); | |
172 | writel(0, &pwr->inform5); | |
173 | ||
4d6c9671 PW |
174 | return 0; |
175 | } | |
176 | ||
1ecab0f3 | 177 | int exynos_power_init(void) |
4d6c9671 PW |
178 | { |
179 | int chrg; | |
180 | struct power_battery *pb; | |
181 | struct pmic *p_chrg, *p_muic, *p_fg, *p_bat; | |
182 | ||
183 | #ifdef CONFIG_SYS_I2C_INIT_BOARD | |
184 | board_init_i2c(); | |
185 | #endif | |
2d8f1e27 | 186 | pmic_init(I2C_7); /* I2C adapter 7 - bus name s3c24x0_7 */ |
4d6c9671 | 187 | pmic_init_max77686(); |
ef23b996 PW |
188 | pmic_init_max77693(I2C_10); /* I2C adapter 10 - bus name soft1 */ |
189 | power_muic_init(I2C_10); /* I2C adapter 10 - bus name soft1 */ | |
190 | power_fg_init(I2C_9); /* I2C adapter 9 - bus name soft0 */ | |
4d6c9671 PW |
191 | power_bat_init(0); |
192 | ||
193 | p_chrg = pmic_get("MAX77693_PMIC"); | |
194 | if (!p_chrg) { | |
195 | puts("MAX77693_PMIC: Not found\n"); | |
196 | return -ENODEV; | |
197 | } | |
198 | ||
199 | p_muic = pmic_get("MAX77693_MUIC"); | |
200 | if (!p_muic) { | |
201 | puts("MAX77693_MUIC: Not found\n"); | |
202 | return -ENODEV; | |
203 | } | |
204 | ||
205 | p_fg = pmic_get("MAX77693_FG"); | |
206 | if (!p_fg) { | |
207 | puts("MAX17042_FG: Not found\n"); | |
208 | return -ENODEV; | |
209 | } | |
210 | ||
211 | if (p_chrg->chrg->chrg_bat_present(p_chrg) == 0) | |
212 | puts("No battery detected\n"); | |
213 | ||
214 | p_bat = pmic_get("BAT_TRATS2"); | |
215 | if (!p_bat) { | |
216 | puts("BAT_TRATS2: Not found\n"); | |
217 | return -ENODEV; | |
218 | } | |
219 | ||
220 | p_fg->parent = p_bat; | |
221 | p_chrg->parent = p_bat; | |
222 | p_muic->parent = p_bat; | |
223 | ||
224 | p_bat->pbat->battery_init(p_bat, p_fg, p_chrg, p_muic); | |
225 | ||
226 | pb = p_bat->pbat; | |
227 | chrg = p_muic->chrg->chrg_type(p_muic); | |
228 | debug("CHARGER TYPE: %d\n", chrg); | |
229 | ||
230 | if (!p_chrg->chrg->chrg_bat_present(p_chrg)) { | |
231 | puts("No battery detected\n"); | |
4a188365 | 232 | return 0; |
4d6c9671 PW |
233 | } |
234 | ||
235 | p_fg->fg->fg_battery_check(p_fg, p_bat); | |
236 | ||
237 | if (pb->bat->state == CHARGE && chrg == CHARGER_USB) | |
238 | puts("CHARGE Battery !\n"); | |
239 | ||
240 | return 0; | |
241 | } | |
242 | ||
ab8efbb2 PW |
243 | #ifdef CONFIG_USB_GADGET |
244 | static int s5pc210_phy_control(int on) | |
245 | { | |
246 | int ret = 0; | |
247 | unsigned int val; | |
248 | struct pmic *p, *p_pmic, *p_muic; | |
249 | ||
250 | p_pmic = pmic_get("MAX77686_PMIC"); | |
251 | if (!p_pmic) | |
252 | return -ENODEV; | |
253 | ||
254 | if (pmic_probe(p_pmic)) | |
255 | return -1; | |
256 | ||
257 | p_muic = pmic_get("MAX77693_MUIC"); | |
258 | if (!p_muic) | |
259 | return -ENODEV; | |
260 | ||
261 | if (pmic_probe(p_muic)) | |
262 | return -1; | |
263 | ||
264 | if (on) { | |
265 | ret = max77686_set_ldo_mode(p_pmic, 12, OPMODE_ON); | |
266 | if (ret) | |
267 | return -1; | |
268 | ||
269 | p = pmic_get("MAX77693_PMIC"); | |
270 | if (!p) | |
271 | return -ENODEV; | |
272 | ||
273 | if (pmic_probe(p)) | |
274 | return -1; | |
275 | ||
276 | /* SAFEOUT */ | |
277 | ret = pmic_reg_read(p, MAX77693_SAFEOUT, &val); | |
278 | if (ret) | |
279 | return -1; | |
280 | ||
281 | val |= MAX77693_ENSAFEOUT1; | |
282 | ret = pmic_reg_write(p, MAX77693_SAFEOUT, val); | |
283 | if (ret) | |
284 | return -1; | |
285 | ||
286 | /* PATH: USB */ | |
287 | ret = pmic_reg_write(p_muic, MAX77693_MUIC_CONTROL1, | |
288 | MAX77693_MUIC_CTRL1_DN1DP2); | |
289 | ||
290 | } else { | |
291 | ret = max77686_set_ldo_mode(p_pmic, 12, OPMODE_LPM); | |
292 | if (ret) | |
293 | return -1; | |
294 | ||
295 | /* PATH: UART */ | |
296 | ret = pmic_reg_write(p_muic, MAX77693_MUIC_CONTROL1, | |
297 | MAX77693_MUIC_CTRL1_UT1UR2); | |
298 | } | |
299 | ||
300 | if (ret) | |
301 | return -1; | |
302 | ||
303 | return 0; | |
304 | } | |
305 | ||
c0982871 | 306 | struct dwc2_plat_otg_data s5pc210_otg_data = { |
ab8efbb2 PW |
307 | .phy_control = s5pc210_phy_control, |
308 | .regs_phy = EXYNOS4X12_USBPHY_BASE, | |
309 | .regs_otg = EXYNOS4X12_USBOTG_BASE, | |
310 | .usb_phy_ctrl = EXYNOS4X12_USBPHY_CONTROL, | |
311 | .usb_flags = PHY0_SLEEP, | |
312 | }; | |
313 | ||
314 | int board_usb_init(int index, enum usb_init_type init) | |
315 | { | |
316 | debug("USB_udc_probe\n"); | |
a4bb9b36 | 317 | return dwc2_udc_probe(&s5pc210_otg_data); |
ab8efbb2 PW |
318 | } |
319 | ||
75504e95 | 320 | int g_dnl_board_usb_cable_connected(void) |
ab8efbb2 PW |
321 | { |
322 | struct pmic *muic = pmic_get("MAX77693_MUIC"); | |
323 | if (!muic) | |
324 | return 0; | |
325 | ||
326 | return !!muic->chrg->chrg_type(muic); | |
327 | } | |
328 | #endif | |
ab8efbb2 | 329 | |
4d6c9671 PW |
330 | static int pmic_init_max77686(void) |
331 | { | |
332 | struct pmic *p = pmic_get("MAX77686_PMIC"); | |
333 | ||
334 | if (pmic_probe(p)) | |
335 | return -1; | |
336 | ||
337 | /* BUCK/LDO Output Voltage */ | |
338 | max77686_set_ldo_voltage(p, 21, 2800000); /* LDO21 VTF_2.8V */ | |
339 | max77686_set_ldo_voltage(p, 23, 3300000); /* LDO23 TSP_AVDD_3.3V*/ | |
340 | max77686_set_ldo_voltage(p, 24, 1800000); /* LDO24 TSP_VDD_1.8V */ | |
341 | ||
342 | /* BUCK/LDO Output Mode */ | |
343 | max77686_set_buck_mode(p, 1, OPMODE_STANDBY); /* BUCK1 VMIF_1.1V_AP */ | |
344 | max77686_set_buck_mode(p, 2, OPMODE_ON); /* BUCK2 VARM_1.0V_AP */ | |
345 | max77686_set_buck_mode(p, 3, OPMODE_ON); /* BUCK3 VINT_1.0V_AP */ | |
346 | max77686_set_buck_mode(p, 4, OPMODE_ON); /* BUCK4 VG3D_1.0V_AP */ | |
347 | max77686_set_buck_mode(p, 5, OPMODE_ON); /* BUCK5 VMEM_1.2V_AP */ | |
348 | max77686_set_buck_mode(p, 6, OPMODE_ON); /* BUCK6 VCC_SUB_1.35V*/ | |
349 | max77686_set_buck_mode(p, 7, OPMODE_ON); /* BUCK7 VCC_SUB_2.0V */ | |
350 | max77686_set_buck_mode(p, 8, OPMODE_OFF); /* VMEM_VDDF_2.85V */ | |
351 | max77686_set_buck_mode(p, 9, OPMODE_OFF); /* CAM_ISP_CORE_1.2V*/ | |
352 | ||
353 | max77686_set_ldo_mode(p, 1, OPMODE_LPM); /* LDO1 VALIVE_1.0V_AP*/ | |
354 | max77686_set_ldo_mode(p, 2, OPMODE_STANDBY); /* LDO2 VM1M2_1.2V_AP */ | |
355 | max77686_set_ldo_mode(p, 3, OPMODE_LPM); /* LDO3 VCC_1.8V_AP */ | |
356 | max77686_set_ldo_mode(p, 4, OPMODE_LPM); /* LDO4 VCC_2.8V_AP */ | |
357 | max77686_set_ldo_mode(p, 5, OPMODE_OFF); /* LDO5_VCC_1.8V_IO */ | |
358 | max77686_set_ldo_mode(p, 6, OPMODE_STANDBY); /* LDO6 VMPLL_1.0V_AP */ | |
359 | max77686_set_ldo_mode(p, 7, OPMODE_STANDBY); /* LDO7 VPLL_1.0V_AP */ | |
360 | max77686_set_ldo_mode(p, 8, OPMODE_LPM); /* LDO8 VMIPI_1.0V_AP */ | |
361 | max77686_set_ldo_mode(p, 9, OPMODE_OFF); /* CAM_ISP_MIPI_1.2*/ | |
362 | max77686_set_ldo_mode(p, 10, OPMODE_LPM); /* LDO10 VMIPI_1.8V_AP*/ | |
363 | max77686_set_ldo_mode(p, 11, OPMODE_STANDBY); /* LDO11 VABB1_1.8V_AP*/ | |
364 | max77686_set_ldo_mode(p, 12, OPMODE_LPM); /* LDO12 VUOTG_3.0V_AP*/ | |
365 | max77686_set_ldo_mode(p, 13, OPMODE_OFF); /* LDO13 VC2C_1.8V_AP */ | |
366 | max77686_set_ldo_mode(p, 14, OPMODE_STANDBY); /* VABB02_1.8V_AP */ | |
367 | max77686_set_ldo_mode(p, 15, OPMODE_STANDBY); /* LDO15 VHSIC_1.0V_AP*/ | |
368 | max77686_set_ldo_mode(p, 16, OPMODE_STANDBY); /* LDO16 VHSIC_1.8V_AP*/ | |
369 | max77686_set_ldo_mode(p, 17, OPMODE_OFF); /* CAM_SENSOR_CORE_1.2*/ | |
370 | max77686_set_ldo_mode(p, 18, OPMODE_OFF); /* CAM_ISP_SEN_IO_1.8V*/ | |
371 | max77686_set_ldo_mode(p, 19, OPMODE_OFF); /* LDO19 VT_CAM_1.8V */ | |
372 | max77686_set_ldo_mode(p, 20, OPMODE_ON); /* LDO20 VDDQ_PRE_1.8V*/ | |
373 | max77686_set_ldo_mode(p, 21, OPMODE_OFF); /* LDO21 VTF_2.8V */ | |
374 | max77686_set_ldo_mode(p, 22, OPMODE_OFF); /* LDO22 VMEM_VDD_2.8V*/ | |
375 | max77686_set_ldo_mode(p, 23, OPMODE_OFF); /* LDO23 TSP_AVDD_3.3V*/ | |
376 | max77686_set_ldo_mode(p, 24, OPMODE_OFF); /* LDO24 TSP_VDD_1.8V */ | |
377 | max77686_set_ldo_mode(p, 25, OPMODE_OFF); /* LDO25 VCC_3.3V_LCD */ | |
378 | max77686_set_ldo_mode(p, 26, OPMODE_OFF); /*LDO26 VCC_3.0V_MOTOR*/ | |
379 | ||
380 | return 0; | |
381 | } | |
382 | ||
383 | /* | |
384 | * LCD | |
385 | */ | |
386 | ||
387 | #ifdef CONFIG_LCD | |
1ecab0f3 | 388 | int mipi_power(void) |
4d6c9671 PW |
389 | { |
390 | struct pmic *p = pmic_get("MAX77686_PMIC"); | |
391 | ||
392 | /* LDO8 VMIPI_1.0V_AP */ | |
393 | max77686_set_ldo_mode(p, 8, OPMODE_ON); | |
394 | /* LDO10 VMIPI_1.8V_AP */ | |
395 | max77686_set_ldo_mode(p, 10, OPMODE_ON); | |
396 | ||
397 | return 0; | |
398 | } | |
399 | ||
400 | void exynos_lcd_power_on(void) | |
401 | { | |
402 | struct pmic *p = pmic_get("MAX77686_PMIC"); | |
403 | ||
4d6c9671 | 404 | /* LCD_2.2V_EN: GPC0[1] */ |
7f196101 | 405 | gpio_request(EXYNOS4X12_GPIO_C01, "lcd_2v2_en"); |
f6ae1ca0 AS |
406 | gpio_set_pull(EXYNOS4X12_GPIO_C01, S5P_GPIO_PULL_UP); |
407 | gpio_direction_output(EXYNOS4X12_GPIO_C01, 1); | |
4d6c9671 PW |
408 | |
409 | /* LDO25 VCC_3.1V_LCD */ | |
410 | pmic_probe(p); | |
411 | max77686_set_ldo_voltage(p, 25, 3100000); | |
412 | max77686_set_ldo_mode(p, 25, OPMODE_LPM); | |
413 | } | |
414 | ||
415 | void exynos_reset_lcd(void) | |
416 | { | |
4d6c9671 | 417 | /* reset lcd */ |
7f196101 | 418 | gpio_request(EXYNOS4X12_GPIO_F21, "lcd_reset"); |
f6ae1ca0 | 419 | gpio_direction_output(EXYNOS4X12_GPIO_F21, 0); |
4d6c9671 | 420 | udelay(10); |
f6ae1ca0 | 421 | gpio_set_value(EXYNOS4X12_GPIO_F21, 1); |
4d6c9671 PW |
422 | } |
423 | ||
1ecab0f3 | 424 | void exynos_lcd_misc_init(vidinfo_t *vid) |
4d6c9671 | 425 | { |
4d6c9671 PW |
426 | #ifdef CONFIG_TIZEN |
427 | get_tizen_logo_info(vid); | |
428 | #endif | |
1ecab0f3 | 429 | #ifdef CONFIG_S6E8AX0 |
4d6c9671 | 430 | s6e8ax0_init(); |
f64236a9 | 431 | #endif |
4d6c9671 | 432 | } |
1ecab0f3 | 433 | #endif /* LCD */ |