]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/sbc8240/sbc8240.c
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / board / sbc8240 / sbc8240.c
CommitLineData
466b7410
WD
1/*
2 * (C) Copyright 2001
3 * Rob Taylor, Flying Pig Systems. robt@flyingpig.com.
4 *
5 * (C) Copyright 2001, 2002
6 * Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
7
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#include <common.h>
28#include <mpc824x.h>
29#include <asm/processor.h>
30#include <pci.h>
8ca0b3f9 31#include <netdev.h>
466b7410 32
d87080b7
WD
33DECLARE_GLOBAL_DATA_PTR;
34
466b7410
WD
35#define BOARD_REV_REG 0xFE80002B
36
37int checkboard (void)
38{
466b7410
WD
39 char revision = *(volatile char *)(BOARD_REV_REG);
40 char buf[32];
41
42 puts ("Board: sbc8240 ");
43 printf("Revision %d ", revision);
44 printf("Local Bus at %s MHz\n", strmhz(buf, gd->bus_clk));
45
46 return 0;
47}
48
9973e3c6 49phys_size_t initdram(int board_type)
466b7410
WD
50{
51 long size;
52 long new_bank0_end;
53 long mear1;
54 long emear1;
55
6d0f6bcf 56 size = get_ram_size(CONFIG_SYS_SDRAM_BASE, CONFIG_SYS_MAX_RAM_SIZE);
466b7410
WD
57
58 new_bank0_end = size - 1;
59 mear1 = mpc824x_mpc107_getreg(MEAR1);
60 emear1 = mpc824x_mpc107_getreg(EMEAR1);
61 mear1 = (mear1 & 0xFFFFFF00) |
62 ((new_bank0_end & MICR_ADDR_MASK) >> MICR_ADDR_SHIFT);
63 emear1 = (emear1 & 0xFFFFFF00) |
64 ((new_bank0_end & MICR_ADDR_MASK) >> MICR_EADDR_SHIFT);
65 mpc824x_mpc107_setreg(MEAR1, mear1);
66 mpc824x_mpc107_setreg(EMEAR1, emear1);
67
68 return (size);
69}
70
71/*
72 * Initialize PCI Devices, report devices found.
73 */
74#ifndef CONFIG_PCI_PNP
75static struct pci_config_table pci_sandpoint_config_table[] = {
76 { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, 0x0f, PCI_ANY_ID,
77 pci_cfgfunc_config_device, { PCI_ENET0_IOADDR,
78 PCI_ENET0_MEMADDR,
79 PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER }},
80
81 { }
82};
83#endif
84
85struct pci_controller hose = {
86#ifndef CONFIG_PCI_PNP
87 config_table: pci_sandpoint_config_table,
88#endif
89};
90
91void pci_init_board(void)
92{
93 pci_mpc824x_init(&hose);
94}
95
96#ifdef CONFIG_MISC_INIT_R
97/* ------------------------------------------------------------------------- */
98int misc_init_r (void)
99{
6d0f6bcf
JCPV
100#ifdef CONFIG_SYS_LED_BASE
101 *((unsigned char *) (CONFIG_SYS_LED_BASE)) = 0xFF;
102#endif /* CONFIG_SYS_LED_BASE */
466b7410
WD
103
104 return (0);
105}
106#endif /* CONFIG_MISC_INIT_R */
8ca0b3f9
BW
107
108int board_eth_init(bd_t *bis)
109{
110 return pci_eth_init(bis);
111}