]>
Commit | Line | Data |
---|---|---|
687054a7 LV |
1 | /* |
2 | * (C) Copyright 2013 | |
3 | * Texas Instruments Incorporated, <www.ti.com> | |
4 | * | |
5 | * Lokesh Vutla <lokeshvutla@ti.com> | |
6 | * | |
7 | * Based on previous work by: | |
8 | * Aneesh V <aneesh@ti.com> | |
9 | * Steve Sakoman <steve@sakoman.com> | |
10 | * | |
1a459660 | 11 | * SPDX-License-Identifier: GPL-2.0+ |
687054a7 LV |
12 | */ |
13 | #include <common.h> | |
cb199102 | 14 | #include <palmas.h> |
e9024ef2 | 15 | #include <sata.h> |
25afe55d | 16 | #include <linux/string.h> |
7b922523 | 17 | #include <asm/gpio.h> |
a17188c1 KVA |
18 | #include <usb.h> |
19 | #include <linux/usb/gadget.h> | |
17c29873 AD |
20 | #include <asm/omap_common.h> |
21 | #include <asm/omap_sec_common.h> | |
7b922523 | 22 | #include <asm/arch/gpio.h> |
706dd348 | 23 | #include <asm/arch/dra7xx_iodelay.h> |
a7638833 | 24 | #include <asm/emif.h> |
687054a7 LV |
25 | #include <asm/arch/sys_proto.h> |
26 | #include <asm/arch/mmc_host_def.h> | |
21914ee6 | 27 | #include <asm/arch/sata.h> |
79b079f3 | 28 | #include <environment.h> |
a17188c1 KVA |
29 | #include <dwc3-uboot.h> |
30 | #include <dwc3-omap-uboot.h> | |
31 | #include <ti-usb-phy-uboot.h> | |
39fbac91 | 32 | #include <miiphy.h> |
687054a7 LV |
33 | |
34 | #include "mux_data.h" | |
25afe55d LV |
35 | #include "../common/board_detect.h" |
36 | ||
37 | #define board_is_dra74x_evm() board_ti_is("5777xCPU") | |
6b1c14bb | 38 | #define board_is_dra72x_evm() board_ti_is("DRA72x-T") |
463dd225 | 39 | #define board_is_dra71x_evm() board_ti_is("DRA79x,D") |
1053a769 M |
40 | #define board_is_dra74x_revh_or_later() (board_is_dra74x_evm() && \ |
41 | (strncmp("H", board_ti_get_rev(), 1) <= 0)) | |
42 | #define board_is_dra72x_revc_or_later() (board_is_dra72x_evm() && \ | |
43 | (strncmp("C", board_ti_get_rev(), 1) <= 0)) | |
c4a2736c LV |
44 | #define board_ti_get_emif_size() board_ti_get_emif1_size() + \ |
45 | board_ti_get_emif2_size() | |
687054a7 | 46 | |
b1e26e3b M |
47 | #ifdef CONFIG_DRIVER_TI_CPSW |
48 | #include <cpsw.h> | |
49 | #endif | |
50 | ||
687054a7 LV |
51 | DECLARE_GLOBAL_DATA_PTR; |
52 | ||
7b922523 LV |
53 | /* GPIO 7_11 */ |
54 | #define GPIO_DDR_VTT_EN 203 | |
55 | ||
25afe55d LV |
56 | #define SYSINFO_BOARD_NAME_MAX_LEN 37 |
57 | ||
687054a7 | 58 | const struct omap_sysinfo sysinfo = { |
25afe55d | 59 | "Board: UNKNOWN(DRA7 EVM) REV UNKNOWN\n" |
687054a7 LV |
60 | }; |
61 | ||
a7638833 LV |
62 | static const struct emif_regs emif1_ddr3_532_mhz_1cs = { |
63 | .sdram_config_init = 0x61851ab2, | |
64 | .sdram_config = 0x61851ab2, | |
65 | .sdram_config2 = 0x08000000, | |
66 | .ref_ctrl = 0x000040F1, | |
67 | .ref_ctrl_final = 0x00001035, | |
68 | .sdram_tim1 = 0xCCCF36B3, | |
69 | .sdram_tim2 = 0x308F7FDA, | |
70 | .sdram_tim3 = 0x427F88A8, | |
71 | .read_idle_ctrl = 0x00050000, | |
72 | .zq_config = 0x0007190B, | |
73 | .temp_alert_config = 0x00000000, | |
74 | .emif_ddr_phy_ctlr_1_init = 0x0024400B, | |
75 | .emif_ddr_phy_ctlr_1 = 0x0E24400B, | |
76 | .emif_ddr_ext_phy_ctrl_1 = 0x10040100, | |
77 | .emif_ddr_ext_phy_ctrl_2 = 0x00910091, | |
78 | .emif_ddr_ext_phy_ctrl_3 = 0x00950095, | |
79 | .emif_ddr_ext_phy_ctrl_4 = 0x009B009B, | |
80 | .emif_ddr_ext_phy_ctrl_5 = 0x009E009E, | |
81 | .emif_rd_wr_lvl_rmp_win = 0x00000000, | |
82 | .emif_rd_wr_lvl_rmp_ctl = 0x80000000, | |
83 | .emif_rd_wr_lvl_ctl = 0x00000000, | |
84 | .emif_rd_wr_exec_thresh = 0x00000305 | |
85 | }; | |
86 | ||
87 | static const struct emif_regs emif2_ddr3_532_mhz_1cs = { | |
88 | .sdram_config_init = 0x61851B32, | |
89 | .sdram_config = 0x61851B32, | |
90 | .sdram_config2 = 0x08000000, | |
91 | .ref_ctrl = 0x000040F1, | |
92 | .ref_ctrl_final = 0x00001035, | |
93 | .sdram_tim1 = 0xCCCF36B3, | |
94 | .sdram_tim2 = 0x308F7FDA, | |
95 | .sdram_tim3 = 0x427F88A8, | |
96 | .read_idle_ctrl = 0x00050000, | |
97 | .zq_config = 0x0007190B, | |
98 | .temp_alert_config = 0x00000000, | |
99 | .emif_ddr_phy_ctlr_1_init = 0x0024400B, | |
100 | .emif_ddr_phy_ctlr_1 = 0x0E24400B, | |
101 | .emif_ddr_ext_phy_ctrl_1 = 0x10040100, | |
102 | .emif_ddr_ext_phy_ctrl_2 = 0x00910091, | |
103 | .emif_ddr_ext_phy_ctrl_3 = 0x00950095, | |
104 | .emif_ddr_ext_phy_ctrl_4 = 0x009B009B, | |
105 | .emif_ddr_ext_phy_ctrl_5 = 0x009E009E, | |
106 | .emif_rd_wr_lvl_rmp_win = 0x00000000, | |
107 | .emif_rd_wr_lvl_rmp_ctl = 0x80000000, | |
108 | .emif_rd_wr_lvl_ctl = 0x00000000, | |
109 | .emif_rd_wr_exec_thresh = 0x00000305 | |
110 | }; | |
111 | ||
112 | static const struct emif_regs emif_1_regs_ddr3_666_mhz_1cs_dra_es1 = { | |
113 | .sdram_config_init = 0x61862B32, | |
114 | .sdram_config = 0x61862B32, | |
115 | .sdram_config2 = 0x08000000, | |
116 | .ref_ctrl = 0x0000514C, | |
117 | .ref_ctrl_final = 0x0000144A, | |
118 | .sdram_tim1 = 0xD113781C, | |
119 | .sdram_tim2 = 0x30717FE3, | |
120 | .sdram_tim3 = 0x409F86A8, | |
121 | .read_idle_ctrl = 0x00050000, | |
122 | .zq_config = 0x5007190B, | |
123 | .temp_alert_config = 0x00000000, | |
124 | .emif_ddr_phy_ctlr_1_init = 0x0024400D, | |
125 | .emif_ddr_phy_ctlr_1 = 0x0E24400D, | |
126 | .emif_ddr_ext_phy_ctrl_1 = 0x10040100, | |
127 | .emif_ddr_ext_phy_ctrl_2 = 0x00A400A4, | |
128 | .emif_ddr_ext_phy_ctrl_3 = 0x00A900A9, | |
129 | .emif_ddr_ext_phy_ctrl_4 = 0x00B000B0, | |
130 | .emif_ddr_ext_phy_ctrl_5 = 0x00B000B0, | |
131 | .emif_rd_wr_lvl_rmp_win = 0x00000000, | |
132 | .emif_rd_wr_lvl_rmp_ctl = 0x80000000, | |
133 | .emif_rd_wr_lvl_ctl = 0x00000000, | |
134 | .emif_rd_wr_exec_thresh = 0x00000305 | |
135 | }; | |
136 | ||
6b1c14bb RB |
137 | const struct emif_regs emif_1_regs_ddr3_666_mhz_1cs_dra_es2 = { |
138 | .sdram_config_init = 0x61862BB2, | |
139 | .sdram_config = 0x61862BB2, | |
140 | .sdram_config2 = 0x00000000, | |
141 | .ref_ctrl = 0x0000514D, | |
142 | .ref_ctrl_final = 0x0000144A, | |
143 | .sdram_tim1 = 0xD1137824, | |
144 | .sdram_tim2 = 0x30B37FE3, | |
145 | .sdram_tim3 = 0x409F8AD8, | |
146 | .read_idle_ctrl = 0x00050000, | |
147 | .zq_config = 0x5007190B, | |
148 | .temp_alert_config = 0x00000000, | |
149 | .emif_ddr_phy_ctlr_1_init = 0x0824400E, | |
150 | .emif_ddr_phy_ctlr_1 = 0x0E24400E, | |
151 | .emif_ddr_ext_phy_ctrl_1 = 0x04040100, | |
152 | .emif_ddr_ext_phy_ctrl_2 = 0x006B009F, | |
153 | .emif_ddr_ext_phy_ctrl_3 = 0x006B00A2, | |
154 | .emif_ddr_ext_phy_ctrl_4 = 0x006B00A8, | |
155 | .emif_ddr_ext_phy_ctrl_5 = 0x006B00A8, | |
156 | .emif_rd_wr_lvl_rmp_win = 0x00000000, | |
157 | .emif_rd_wr_lvl_rmp_ctl = 0x80000000, | |
158 | .emif_rd_wr_lvl_ctl = 0x00000000, | |
159 | .emif_rd_wr_exec_thresh = 0x00000305 | |
160 | }; | |
161 | ||
c4a2736c LV |
162 | const struct emif_regs emif1_ddr3_532_mhz_1cs_2G = { |
163 | .sdram_config_init = 0x61851ab2, | |
164 | .sdram_config = 0x61851ab2, | |
165 | .sdram_config2 = 0x08000000, | |
166 | .ref_ctrl = 0x000040F1, | |
167 | .ref_ctrl_final = 0x00001035, | |
168 | .sdram_tim1 = 0xCCCF36B3, | |
169 | .sdram_tim2 = 0x30BF7FDA, | |
170 | .sdram_tim3 = 0x427F8BA8, | |
171 | .read_idle_ctrl = 0x00050000, | |
172 | .zq_config = 0x0007190B, | |
173 | .temp_alert_config = 0x00000000, | |
174 | .emif_ddr_phy_ctlr_1_init = 0x0024400B, | |
175 | .emif_ddr_phy_ctlr_1 = 0x0E24400B, | |
176 | .emif_ddr_ext_phy_ctrl_1 = 0x10040100, | |
177 | .emif_ddr_ext_phy_ctrl_2 = 0x00910091, | |
178 | .emif_ddr_ext_phy_ctrl_3 = 0x00950095, | |
179 | .emif_ddr_ext_phy_ctrl_4 = 0x009B009B, | |
180 | .emif_ddr_ext_phy_ctrl_5 = 0x009E009E, | |
181 | .emif_rd_wr_lvl_rmp_win = 0x00000000, | |
182 | .emif_rd_wr_lvl_rmp_ctl = 0x80000000, | |
183 | .emif_rd_wr_lvl_ctl = 0x00000000, | |
184 | .emif_rd_wr_exec_thresh = 0x00000305 | |
185 | }; | |
186 | ||
187 | const struct emif_regs emif2_ddr3_532_mhz_1cs_2G = { | |
188 | .sdram_config_init = 0x61851B32, | |
189 | .sdram_config = 0x61851B32, | |
190 | .sdram_config2 = 0x08000000, | |
191 | .ref_ctrl = 0x000040F1, | |
192 | .ref_ctrl_final = 0x00001035, | |
193 | .sdram_tim1 = 0xCCCF36B3, | |
194 | .sdram_tim2 = 0x308F7FDA, | |
195 | .sdram_tim3 = 0x427F88A8, | |
196 | .read_idle_ctrl = 0x00050000, | |
197 | .zq_config = 0x0007190B, | |
198 | .temp_alert_config = 0x00000000, | |
199 | .emif_ddr_phy_ctlr_1_init = 0x0024400B, | |
200 | .emif_ddr_phy_ctlr_1 = 0x0E24400B, | |
201 | .emif_ddr_ext_phy_ctrl_1 = 0x10040100, | |
202 | .emif_ddr_ext_phy_ctrl_2 = 0x00910091, | |
203 | .emif_ddr_ext_phy_ctrl_3 = 0x00950095, | |
204 | .emif_ddr_ext_phy_ctrl_4 = 0x009B009B, | |
205 | .emif_ddr_ext_phy_ctrl_5 = 0x009E009E, | |
206 | .emif_rd_wr_lvl_rmp_win = 0x00000000, | |
207 | .emif_rd_wr_lvl_rmp_ctl = 0x80000000, | |
208 | .emif_rd_wr_lvl_ctl = 0x00000000, | |
209 | .emif_rd_wr_exec_thresh = 0x00000305 | |
210 | }; | |
211 | ||
a7638833 LV |
212 | void emif_get_reg_dump(u32 emif_nr, const struct emif_regs **regs) |
213 | { | |
c4a2736c LV |
214 | u64 ram_size; |
215 | ||
216 | ram_size = board_ti_get_emif_size(); | |
217 | ||
a7638833 LV |
218 | switch (omap_revision()) { |
219 | case DRA752_ES1_0: | |
220 | case DRA752_ES1_1: | |
221 | case DRA752_ES2_0: | |
222 | switch (emif_nr) { | |
223 | case 1: | |
c4a2736c LV |
224 | if (ram_size > CONFIG_MAX_MEM_MAPPED) |
225 | *regs = &emif1_ddr3_532_mhz_1cs_2G; | |
226 | else | |
227 | *regs = &emif1_ddr3_532_mhz_1cs; | |
a7638833 LV |
228 | break; |
229 | case 2: | |
c4a2736c LV |
230 | if (ram_size > CONFIG_MAX_MEM_MAPPED) |
231 | *regs = &emif2_ddr3_532_mhz_1cs_2G; | |
232 | else | |
233 | *regs = &emif2_ddr3_532_mhz_1cs; | |
a7638833 LV |
234 | break; |
235 | } | |
236 | break; | |
237 | case DRA722_ES1_0: | |
6b1c14bb RB |
238 | case DRA722_ES2_0: |
239 | if (ram_size < CONFIG_MAX_MEM_MAPPED) | |
240 | *regs = &emif_1_regs_ddr3_666_mhz_1cs_dra_es1; | |
241 | else | |
242 | *regs = &emif_1_regs_ddr3_666_mhz_1cs_dra_es2; | |
a7638833 LV |
243 | break; |
244 | default: | |
245 | *regs = &emif1_ddr3_532_mhz_1cs; | |
246 | } | |
247 | } | |
248 | ||
249 | static const struct dmm_lisa_map_regs lisa_map_dra7_1536MB = { | |
250 | .dmm_lisa_map_0 = 0x0, | |
251 | .dmm_lisa_map_1 = 0x80640300, | |
252 | .dmm_lisa_map_2 = 0xC0500220, | |
253 | .dmm_lisa_map_3 = 0xFF020100, | |
254 | .is_ma_present = 0x1 | |
255 | }; | |
256 | ||
257 | static const struct dmm_lisa_map_regs lisa_map_2G_x_2 = { | |
258 | .dmm_lisa_map_0 = 0x0, | |
259 | .dmm_lisa_map_1 = 0x0, | |
260 | .dmm_lisa_map_2 = 0x80600100, | |
261 | .dmm_lisa_map_3 = 0xFF020100, | |
262 | .is_ma_present = 0x1 | |
263 | }; | |
264 | ||
c4a2736c LV |
265 | const struct dmm_lisa_map_regs lisa_map_dra7_2GB = { |
266 | .dmm_lisa_map_0 = 0x0, | |
267 | .dmm_lisa_map_1 = 0x0, | |
268 | .dmm_lisa_map_2 = 0x80740300, | |
269 | .dmm_lisa_map_3 = 0xFF020100, | |
270 | .is_ma_present = 0x1 | |
271 | }; | |
272 | ||
6b1c14bb RB |
273 | /* |
274 | * DRA722 EVM EMIF1 2GB CONFIGURATION | |
275 | * EMIF1 4 devices of 512Mb x 8 Micron | |
276 | */ | |
277 | const struct dmm_lisa_map_regs lisa_map_2G_x_4 = { | |
278 | .dmm_lisa_map_0 = 0x0, | |
279 | .dmm_lisa_map_1 = 0x0, | |
280 | .dmm_lisa_map_2 = 0x80700100, | |
281 | .dmm_lisa_map_3 = 0xFF020100, | |
282 | .is_ma_present = 0x1 | |
283 | }; | |
284 | ||
a7638833 LV |
285 | void emif_get_dmm_regs(const struct dmm_lisa_map_regs **dmm_lisa_regs) |
286 | { | |
c4a2736c LV |
287 | u64 ram_size; |
288 | ||
289 | ram_size = board_ti_get_emif_size(); | |
290 | ||
a7638833 LV |
291 | switch (omap_revision()) { |
292 | case DRA752_ES1_0: | |
293 | case DRA752_ES1_1: | |
294 | case DRA752_ES2_0: | |
c4a2736c LV |
295 | if (ram_size > CONFIG_MAX_MEM_MAPPED) |
296 | *dmm_lisa_regs = &lisa_map_dra7_2GB; | |
297 | else | |
298 | *dmm_lisa_regs = &lisa_map_dra7_1536MB; | |
a7638833 LV |
299 | break; |
300 | case DRA722_ES1_0: | |
6b1c14bb | 301 | case DRA722_ES2_0: |
a7638833 | 302 | default: |
6b1c14bb RB |
303 | if (ram_size < CONFIG_MAX_MEM_MAPPED) |
304 | *dmm_lisa_regs = &lisa_map_2G_x_2; | |
305 | else | |
306 | *dmm_lisa_regs = &lisa_map_2G_x_4; | |
307 | break; | |
a7638833 LV |
308 | } |
309 | } | |
310 | ||
1428d832 | 311 | struct vcores_data dra752_volts = { |
beb71279 LV |
312 | .mpu.value[OPP_NOM] = VDD_MPU_DRA7_NOM, |
313 | .mpu.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_MPU_NOM, | |
1428d832 K |
314 | .mpu.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
315 | .mpu.addr = TPS659038_REG_ADDR_SMPS12, | |
316 | .mpu.pmic = &tps659038, | |
317 | .mpu.abb_tx_done_mask = OMAP_ABB_MPU_TXDONE_MASK, | |
318 | ||
beb71279 LV |
319 | .eve.value[OPP_NOM] = VDD_EVE_DRA7_NOM, |
320 | .eve.value[OPP_OD] = VDD_EVE_DRA7_OD, | |
321 | .eve.value[OPP_HIGH] = VDD_EVE_DRA7_HIGH, | |
322 | .eve.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_DSPEVE_NOM, | |
323 | .eve.efuse.reg[OPP_OD] = STD_FUSE_OPP_VMIN_DSPEVE_OD, | |
324 | .eve.efuse.reg[OPP_HIGH] = STD_FUSE_OPP_VMIN_DSPEVE_HIGH, | |
1428d832 K |
325 | .eve.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
326 | .eve.addr = TPS659038_REG_ADDR_SMPS45, | |
327 | .eve.pmic = &tps659038, | |
328 | .eve.abb_tx_done_mask = OMAP_ABB_EVE_TXDONE_MASK, | |
329 | ||
beb71279 LV |
330 | .gpu.value[OPP_NOM] = VDD_GPU_DRA7_NOM, |
331 | .gpu.value[OPP_OD] = VDD_GPU_DRA7_OD, | |
332 | .gpu.value[OPP_HIGH] = VDD_GPU_DRA7_HIGH, | |
333 | .gpu.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_GPU_NOM, | |
334 | .gpu.efuse.reg[OPP_OD] = STD_FUSE_OPP_VMIN_GPU_OD, | |
335 | .gpu.efuse.reg[OPP_HIGH] = STD_FUSE_OPP_VMIN_GPU_HIGH, | |
1428d832 K |
336 | .gpu.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
337 | .gpu.addr = TPS659038_REG_ADDR_SMPS6, | |
338 | .gpu.pmic = &tps659038, | |
339 | .gpu.abb_tx_done_mask = OMAP_ABB_GPU_TXDONE_MASK, | |
340 | ||
beb71279 LV |
341 | .core.value[OPP_NOM] = VDD_CORE_DRA7_NOM, |
342 | .core.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_CORE_NOM, | |
1428d832 K |
343 | .core.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
344 | .core.addr = TPS659038_REG_ADDR_SMPS7, | |
345 | .core.pmic = &tps659038, | |
346 | ||
beb71279 LV |
347 | .iva.value[OPP_NOM] = VDD_IVA_DRA7_NOM, |
348 | .iva.value[OPP_OD] = VDD_IVA_DRA7_OD, | |
349 | .iva.value[OPP_HIGH] = VDD_IVA_DRA7_HIGH, | |
350 | .iva.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_IVA_NOM, | |
351 | .iva.efuse.reg[OPP_OD] = STD_FUSE_OPP_VMIN_IVA_OD, | |
352 | .iva.efuse.reg[OPP_HIGH] = STD_FUSE_OPP_VMIN_IVA_HIGH, | |
1428d832 K |
353 | .iva.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
354 | .iva.addr = TPS659038_REG_ADDR_SMPS8, | |
355 | .iva.pmic = &tps659038, | |
356 | .iva.abb_tx_done_mask = OMAP_ABB_IVA_TXDONE_MASK, | |
357 | }; | |
358 | ||
359 | struct vcores_data dra722_volts = { | |
beb71279 LV |
360 | .mpu.value[OPP_NOM] = VDD_MPU_DRA7_NOM, |
361 | .mpu.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_MPU_NOM, | |
1428d832 K |
362 | .mpu.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
363 | .mpu.addr = TPS65917_REG_ADDR_SMPS1, | |
364 | .mpu.pmic = &tps659038, | |
365 | .mpu.abb_tx_done_mask = OMAP_ABB_MPU_TXDONE_MASK, | |
366 | ||
beb71279 LV |
367 | .core.value[OPP_NOM] = VDD_CORE_DRA7_NOM, |
368 | .core.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_CORE_NOM, | |
1428d832 K |
369 | .core.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
370 | .core.addr = TPS65917_REG_ADDR_SMPS2, | |
371 | .core.pmic = &tps659038, | |
372 | ||
373 | /* | |
374 | * The DSPEVE, GPU and IVA rails are usually grouped on DRA72x | |
375 | * designs and powered by TPS65917 SMPS3, as on the J6Eco EVM. | |
376 | */ | |
beb71279 LV |
377 | .gpu.value[OPP_NOM] = VDD_GPU_DRA7_NOM, |
378 | .gpu.value[OPP_OD] = VDD_GPU_DRA7_OD, | |
379 | .gpu.value[OPP_HIGH] = VDD_GPU_DRA7_HIGH, | |
380 | .gpu.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_GPU_NOM, | |
381 | .gpu.efuse.reg[OPP_OD] = STD_FUSE_OPP_VMIN_GPU_OD, | |
382 | .gpu.efuse.reg[OPP_HIGH] = STD_FUSE_OPP_VMIN_GPU_HIGH, | |
1428d832 K |
383 | .gpu.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
384 | .gpu.addr = TPS65917_REG_ADDR_SMPS3, | |
385 | .gpu.pmic = &tps659038, | |
386 | .gpu.abb_tx_done_mask = OMAP_ABB_GPU_TXDONE_MASK, | |
387 | ||
beb71279 LV |
388 | .eve.value[OPP_NOM] = VDD_EVE_DRA7_NOM, |
389 | .eve.value[OPP_OD] = VDD_EVE_DRA7_OD, | |
390 | .eve.value[OPP_HIGH] = VDD_EVE_DRA7_HIGH, | |
391 | .eve.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_DSPEVE_NOM, | |
392 | .eve.efuse.reg[OPP_OD] = STD_FUSE_OPP_VMIN_DSPEVE_OD, | |
393 | .eve.efuse.reg[OPP_HIGH] = STD_FUSE_OPP_VMIN_DSPEVE_HIGH, | |
1428d832 K |
394 | .eve.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
395 | .eve.addr = TPS65917_REG_ADDR_SMPS3, | |
396 | .eve.pmic = &tps659038, | |
397 | .eve.abb_tx_done_mask = OMAP_ABB_EVE_TXDONE_MASK, | |
398 | ||
beb71279 LV |
399 | .iva.value[OPP_NOM] = VDD_IVA_DRA7_NOM, |
400 | .iva.value[OPP_OD] = VDD_IVA_DRA7_OD, | |
401 | .iva.value[OPP_HIGH] = VDD_IVA_DRA7_HIGH, | |
402 | .iva.efuse.reg[OPP_NOM] = STD_FUSE_OPP_VMIN_IVA_NOM, | |
403 | .iva.efuse.reg[OPP_OD] = STD_FUSE_OPP_VMIN_IVA_OD, | |
404 | .iva.efuse.reg[OPP_HIGH] = STD_FUSE_OPP_VMIN_IVA_HIGH, | |
1428d832 K |
405 | .iva.efuse.reg_bits = DRA752_EFUSE_REGBITS, |
406 | .iva.addr = TPS65917_REG_ADDR_SMPS3, | |
407 | .iva.pmic = &tps659038, | |
408 | .iva.abb_tx_done_mask = OMAP_ABB_IVA_TXDONE_MASK, | |
409 | }; | |
410 | ||
beb71279 LV |
411 | int get_voltrail_opp(int rail_offset) |
412 | { | |
413 | int opp; | |
414 | ||
415 | switch (rail_offset) { | |
416 | case VOLT_MPU: | |
417 | opp = DRA7_MPU_OPP; | |
418 | break; | |
419 | case VOLT_CORE: | |
420 | opp = DRA7_CORE_OPP; | |
421 | break; | |
422 | case VOLT_GPU: | |
423 | opp = DRA7_GPU_OPP; | |
424 | break; | |
425 | case VOLT_EVE: | |
426 | opp = DRA7_DSPEVE_OPP; | |
427 | break; | |
428 | case VOLT_IVA: | |
429 | opp = DRA7_IVA_OPP; | |
430 | break; | |
431 | default: | |
432 | opp = OPP_NOM; | |
433 | } | |
434 | ||
435 | return opp; | |
436 | } | |
437 | ||
687054a7 LV |
438 | /** |
439 | * @brief board_init | |
440 | * | |
441 | * @return 0 | |
442 | */ | |
443 | int board_init(void) | |
444 | { | |
445 | gpmc_init(); | |
446 | gd->bd->bi_boot_params = (0x80000000 + 0x100); /* boot param addr */ | |
447 | ||
448 | return 0; | |
449 | } | |
450 | ||
d468b178 LV |
451 | void dram_init_banksize(void) |
452 | { | |
453 | u64 ram_size; | |
454 | ||
455 | ram_size = board_ti_get_emif_size(); | |
456 | ||
457 | gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE; | |
458 | gd->bd->bi_dram[0].size = get_effective_memsize(); | |
459 | if (ram_size > CONFIG_MAX_MEM_MAPPED) { | |
460 | gd->bd->bi_dram[1].start = 0x200000000; | |
461 | gd->bd->bi_dram[1].size = ram_size - CONFIG_MAX_MEM_MAPPED; | |
462 | } | |
463 | } | |
464 | ||
21914ee6 RQ |
465 | int board_late_init(void) |
466 | { | |
4ec3f6e5 | 467 | #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG |
25afe55d LV |
468 | char *name = "unknown"; |
469 | ||
df6b506f LV |
470 | if (is_dra72x()) { |
471 | if (board_is_dra72x_revc_or_later()) | |
472 | name = "dra72x-revc"; | |
463dd225 LV |
473 | else if (board_is_dra71x_evm()) |
474 | name = "dra71x"; | |
df6b506f LV |
475 | else |
476 | name = "dra72x"; | |
477 | } else { | |
25afe55d | 478 | name = "dra7xx"; |
df6b506f | 479 | } |
25afe55d LV |
480 | |
481 | set_board_info_env(name); | |
f12467d1 | 482 | |
71c1b58e LV |
483 | /* |
484 | * Default FIT boot on HS devices. Non FIT images are not allowed | |
485 | * on HS devices. | |
486 | */ | |
487 | if (get_device_type() == HS_DEVICE) | |
488 | setenv("boot_fit", "1"); | |
489 | ||
07815eb9 | 490 | omap_die_id_serial(); |
4ec3f6e5 | 491 | #endif |
21914ee6 RQ |
492 | return 0; |
493 | } | |
494 | ||
25afe55d LV |
495 | #ifdef CONFIG_SPL_BUILD |
496 | void do_board_detect(void) | |
497 | { | |
498 | int rc; | |
499 | ||
500 | rc = ti_i2c_eeprom_dra7_get(CONFIG_EEPROM_BUS_ADDRESS, | |
501 | CONFIG_EEPROM_CHIP_ADDRESS); | |
502 | if (rc) | |
503 | printf("ti_i2c_eeprom_init failed %d\n", rc); | |
504 | } | |
505 | ||
506 | #else | |
507 | ||
508 | void do_board_detect(void) | |
509 | { | |
510 | char *bname = NULL; | |
511 | int rc; | |
512 | ||
513 | rc = ti_i2c_eeprom_dra7_get(CONFIG_EEPROM_BUS_ADDRESS, | |
514 | CONFIG_EEPROM_CHIP_ADDRESS); | |
515 | if (rc) | |
516 | printf("ti_i2c_eeprom_init failed %d\n", rc); | |
517 | ||
518 | if (board_is_dra74x_evm()) { | |
519 | bname = "DRA74x EVM"; | |
6b1c14bb RB |
520 | } else if (board_is_dra72x_evm()) { |
521 | bname = "DRA72x EVM"; | |
463dd225 LV |
522 | } else if (board_is_dra71x_evm()) { |
523 | bname = "DRA71x EVM"; | |
25afe55d | 524 | } else { |
6b1c14bb | 525 | /* If EEPROM is not populated */ |
25afe55d LV |
526 | if (is_dra72x()) |
527 | bname = "DRA72x EVM"; | |
528 | else | |
529 | bname = "DRA74x EVM"; | |
530 | } | |
531 | ||
532 | if (bname) | |
533 | snprintf(sysinfo.board_string, SYSINFO_BOARD_NAME_MAX_LEN, | |
534 | "Board: %s REV %s\n", bname, board_ti_get_rev()); | |
535 | } | |
536 | #endif /* CONFIG_SPL_BUILD */ | |
537 | ||
1428d832 K |
538 | void vcores_init(void) |
539 | { | |
540 | if (board_is_dra74x_evm()) { | |
541 | *omap_vcores = &dra752_volts; | |
542 | } else if (board_is_dra72x_evm()) { | |
543 | *omap_vcores = &dra722_volts; | |
544 | } else { | |
545 | /* If EEPROM is not populated */ | |
546 | if (is_dra72x()) | |
547 | *omap_vcores = &dra722_volts; | |
548 | else | |
549 | *omap_vcores = &dra752_volts; | |
550 | } | |
551 | } | |
552 | ||
3ef56e61 | 553 | void set_muxconf_regs(void) |
687054a7 LV |
554 | { |
555 | do_set_mux32((*ctrl)->control_padconf_core_base, | |
706dd348 | 556 | early_padconf, ARRAY_SIZE(early_padconf)); |
687054a7 LV |
557 | } |
558 | ||
706dd348 LV |
559 | #ifdef CONFIG_IODELAY_RECALIBRATION |
560 | void recalibrate_iodelay(void) | |
561 | { | |
8cac1471 | 562 | struct pad_conf_entry const *pads, *delta_pads = NULL; |
03589234 | 563 | struct iodelay_cfg_entry const *iodelay; |
8cac1471 NM |
564 | int npads, niodelays, delta_npads = 0; |
565 | int ret; | |
03589234 NM |
566 | |
567 | switch (omap_revision()) { | |
568 | case DRA722_ES1_0: | |
8cac1471 NM |
569 | case DRA722_ES2_0: |
570 | pads = dra72x_core_padconf_array_common; | |
571 | npads = ARRAY_SIZE(dra72x_core_padconf_array_common); | |
4d748048 LV |
572 | if (board_is_dra71x_evm()) { |
573 | pads = dra71x_core_padconf_array; | |
574 | npads = ARRAY_SIZE(dra71x_core_padconf_array); | |
575 | iodelay = dra71_iodelay_cfg_array; | |
576 | niodelays = ARRAY_SIZE(dra71_iodelay_cfg_array); | |
577 | } else if (board_is_dra72x_revc_or_later()) { | |
8cac1471 NM |
578 | delta_pads = dra72x_rgmii_padconf_array_revc; |
579 | delta_npads = | |
580 | ARRAY_SIZE(dra72x_rgmii_padconf_array_revc); | |
581 | iodelay = dra72_iodelay_cfg_array_revc; | |
582 | niodelays = ARRAY_SIZE(dra72_iodelay_cfg_array_revc); | |
583 | } else { | |
584 | delta_pads = dra72x_rgmii_padconf_array_revb; | |
585 | delta_npads = | |
586 | ARRAY_SIZE(dra72x_rgmii_padconf_array_revb); | |
587 | iodelay = dra72_iodelay_cfg_array_revb; | |
588 | niodelays = ARRAY_SIZE(dra72_iodelay_cfg_array_revb); | |
589 | } | |
03589234 NM |
590 | break; |
591 | case DRA752_ES1_0: | |
592 | case DRA752_ES1_1: | |
593 | pads = dra74x_core_padconf_array; | |
594 | npads = ARRAY_SIZE(dra74x_core_padconf_array); | |
595 | iodelay = dra742_es1_1_iodelay_cfg_array; | |
596 | niodelays = ARRAY_SIZE(dra742_es1_1_iodelay_cfg_array); | |
597 | break; | |
598 | default: | |
599 | case DRA752_ES2_0: | |
600 | pads = dra74x_core_padconf_array; | |
601 | npads = ARRAY_SIZE(dra74x_core_padconf_array); | |
602 | iodelay = dra742_es2_0_iodelay_cfg_array; | |
603 | niodelays = ARRAY_SIZE(dra742_es2_0_iodelay_cfg_array); | |
76cff2b1 NM |
604 | /* Setup port1 and port2 for rgmii with 'no-id' mode */ |
605 | clrset_spare_register(1, 0, RGMII2_ID_MODE_N_MASK | | |
606 | RGMII1_ID_MODE_N_MASK); | |
03589234 | 607 | break; |
27d170af | 608 | } |
8cac1471 NM |
609 | /* Setup I/O isolation */ |
610 | ret = __recalibrate_iodelay_start(); | |
611 | if (ret) | |
612 | goto err; | |
613 | ||
614 | /* Do the muxing here */ | |
615 | do_set_mux32((*ctrl)->control_padconf_core_base, pads, npads); | |
616 | ||
617 | /* Now do the weird minor deltas that should be safe */ | |
618 | if (delta_npads) | |
619 | do_set_mux32((*ctrl)->control_padconf_core_base, | |
620 | delta_pads, delta_npads); | |
621 | ||
622 | /* Setup IOdelay configuration */ | |
623 | ret = do_set_iodelay((*ctrl)->iodelay_config_base, iodelay, niodelays); | |
624 | err: | |
625 | /* Closeup.. remove isolation */ | |
626 | __recalibrate_iodelay_end(ret); | |
706dd348 LV |
627 | } |
628 | #endif | |
629 | ||
687054a7 LV |
630 | #if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_GENERIC_MMC) |
631 | int board_mmc_init(bd_t *bis) | |
632 | { | |
633 | omap_mmc_init(0, 0, 0, -1, -1); | |
634 | omap_mmc_init(1, 0, 0, -1, -1); | |
635 | return 0; | |
636 | } | |
637 | #endif | |
b1e26e3b | 638 | |
a17188c1 KVA |
639 | #ifdef CONFIG_USB_DWC3 |
640 | static struct dwc3_device usb_otg_ss1 = { | |
641 | .maximum_speed = USB_SPEED_SUPER, | |
642 | .base = DRA7_USB_OTG_SS1_BASE, | |
643 | .tx_fifo_resize = false, | |
644 | .index = 0, | |
645 | }; | |
646 | ||
647 | static struct dwc3_omap_device usb_otg_ss1_glue = { | |
648 | .base = (void *)DRA7_USB_OTG_SS1_GLUE_BASE, | |
649 | .utmi_mode = DWC3_OMAP_UTMI_MODE_SW, | |
a17188c1 KVA |
650 | .index = 0, |
651 | }; | |
652 | ||
653 | static struct ti_usb_phy_device usb_phy1_device = { | |
654 | .pll_ctrl_base = (void *)DRA7_USB3_PHY1_PLL_CTRL, | |
655 | .usb2_phy_power = (void *)DRA7_USB2_PHY1_POWER, | |
656 | .usb3_phy_power = (void *)DRA7_USB3_PHY1_POWER, | |
657 | .index = 0, | |
658 | }; | |
659 | ||
660 | static struct dwc3_device usb_otg_ss2 = { | |
661 | .maximum_speed = USB_SPEED_SUPER, | |
662 | .base = DRA7_USB_OTG_SS2_BASE, | |
663 | .tx_fifo_resize = false, | |
664 | .index = 1, | |
665 | }; | |
666 | ||
667 | static struct dwc3_omap_device usb_otg_ss2_glue = { | |
668 | .base = (void *)DRA7_USB_OTG_SS2_GLUE_BASE, | |
669 | .utmi_mode = DWC3_OMAP_UTMI_MODE_SW, | |
a17188c1 KVA |
670 | .index = 1, |
671 | }; | |
672 | ||
673 | static struct ti_usb_phy_device usb_phy2_device = { | |
674 | .usb2_phy_power = (void *)DRA7_USB2_PHY2_POWER, | |
675 | .index = 1, | |
676 | }; | |
677 | ||
678 | int board_usb_init(int index, enum usb_init_type init) | |
679 | { | |
6f1af1e3 | 680 | enable_usb_clocks(index); |
a17188c1 KVA |
681 | switch (index) { |
682 | case 0: | |
683 | if (init == USB_INIT_DEVICE) { | |
684 | usb_otg_ss1.dr_mode = USB_DR_MODE_PERIPHERAL; | |
685 | usb_otg_ss1_glue.vbus_id_status = OMAP_DWC3_VBUS_VALID; | |
686 | } else { | |
687 | usb_otg_ss1.dr_mode = USB_DR_MODE_HOST; | |
688 | usb_otg_ss1_glue.vbus_id_status = OMAP_DWC3_ID_GROUND; | |
689 | } | |
690 | ||
691 | ti_usb_phy_uboot_init(&usb_phy1_device); | |
692 | dwc3_omap_uboot_init(&usb_otg_ss1_glue); | |
693 | dwc3_uboot_init(&usb_otg_ss1); | |
694 | break; | |
695 | case 1: | |
696 | if (init == USB_INIT_DEVICE) { | |
697 | usb_otg_ss2.dr_mode = USB_DR_MODE_PERIPHERAL; | |
698 | usb_otg_ss2_glue.vbus_id_status = OMAP_DWC3_VBUS_VALID; | |
699 | } else { | |
700 | usb_otg_ss2.dr_mode = USB_DR_MODE_HOST; | |
701 | usb_otg_ss2_glue.vbus_id_status = OMAP_DWC3_ID_GROUND; | |
702 | } | |
703 | ||
704 | ti_usb_phy_uboot_init(&usb_phy2_device); | |
705 | dwc3_omap_uboot_init(&usb_otg_ss2_glue); | |
706 | dwc3_uboot_init(&usb_otg_ss2); | |
707 | break; | |
708 | default: | |
709 | printf("Invalid Controller Index\n"); | |
710 | } | |
711 | ||
712 | return 0; | |
713 | } | |
714 | ||
715 | int board_usb_cleanup(int index, enum usb_init_type init) | |
716 | { | |
717 | switch (index) { | |
718 | case 0: | |
719 | case 1: | |
720 | ti_usb_phy_uboot_exit(index); | |
721 | dwc3_uboot_exit(index); | |
722 | dwc3_omap_uboot_exit(index); | |
723 | break; | |
724 | default: | |
725 | printf("Invalid Controller Index\n"); | |
726 | } | |
6f1af1e3 | 727 | disable_usb_clocks(index); |
a17188c1 KVA |
728 | return 0; |
729 | } | |
730 | ||
2d48aa69 | 731 | int usb_gadget_handle_interrupts(int index) |
a17188c1 KVA |
732 | { |
733 | u32 status; | |
734 | ||
2d48aa69 | 735 | status = dwc3_omap_uboot_interrupt_status(index); |
a17188c1 | 736 | if (status) |
2d48aa69 | 737 | dwc3_uboot_handle_interrupt(index); |
a17188c1 KVA |
738 | |
739 | return 0; | |
740 | } | |
741 | #endif | |
742 | ||
79b079f3 TR |
743 | #if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_OS_BOOT) |
744 | int spl_start_uboot(void) | |
745 | { | |
746 | /* break into full u-boot on 'c' */ | |
747 | if (serial_tstc() && serial_getc() == 'c') | |
748 | return 1; | |
749 | ||
750 | #ifdef CONFIG_SPL_ENV_SUPPORT | |
751 | env_init(); | |
752 | env_relocate_spec(); | |
753 | if (getenv_yesno("boot_os") != 1) | |
754 | return 1; | |
755 | #endif | |
756 | ||
757 | return 0; | |
758 | } | |
759 | #endif | |
760 | ||
b1e26e3b | 761 | #ifdef CONFIG_DRIVER_TI_CPSW |
4c8014b9 M |
762 | extern u32 *const omap_si_rev; |
763 | ||
b1e26e3b M |
764 | static void cpsw_control(int enabled) |
765 | { | |
766 | /* VTP can be added here */ | |
767 | ||
768 | return; | |
769 | } | |
770 | ||
771 | static struct cpsw_slave_data cpsw_slaves[] = { | |
772 | { | |
773 | .slave_reg_ofs = 0x208, | |
774 | .sliver_reg_ofs = 0xd80, | |
9c653aad | 775 | .phy_addr = 2, |
b1e26e3b M |
776 | }, |
777 | { | |
778 | .slave_reg_ofs = 0x308, | |
779 | .sliver_reg_ofs = 0xdc0, | |
9c653aad | 780 | .phy_addr = 3, |
b1e26e3b M |
781 | }, |
782 | }; | |
783 | ||
784 | static struct cpsw_platform_data cpsw_data = { | |
785 | .mdio_base = CPSW_MDIO_BASE, | |
786 | .cpsw_base = CPSW_BASE, | |
787 | .mdio_div = 0xff, | |
788 | .channels = 8, | |
789 | .cpdma_reg_ofs = 0x800, | |
4c8014b9 | 790 | .slaves = 2, |
b1e26e3b M |
791 | .slave_data = cpsw_slaves, |
792 | .ale_reg_ofs = 0xd00, | |
793 | .ale_entries = 1024, | |
794 | .host_port_reg_ofs = 0x108, | |
795 | .hw_stats_reg_ofs = 0x900, | |
796 | .bd_ram_ofs = 0x2000, | |
797 | .mac_control = (1 << 5), | |
798 | .control = cpsw_control, | |
799 | .host_port_num = 0, | |
800 | .version = CPSW_CTRL_VERSION_2, | |
801 | }; | |
802 | ||
803 | int board_eth_init(bd_t *bis) | |
804 | { | |
805 | int ret; | |
806 | uint8_t mac_addr[6]; | |
807 | uint32_t mac_hi, mac_lo; | |
808 | uint32_t ctrl_val; | |
b1e26e3b M |
809 | |
810 | /* try reading mac address from efuse */ | |
811 | mac_lo = readl((*ctrl)->control_core_mac_id_0_lo); | |
812 | mac_hi = readl((*ctrl)->control_core_mac_id_0_hi); | |
e0a1d598 | 813 | mac_addr[0] = (mac_hi & 0xFF0000) >> 16; |
b1e26e3b | 814 | mac_addr[1] = (mac_hi & 0xFF00) >> 8; |
e0a1d598 M |
815 | mac_addr[2] = mac_hi & 0xFF; |
816 | mac_addr[3] = (mac_lo & 0xFF0000) >> 16; | |
b1e26e3b | 817 | mac_addr[4] = (mac_lo & 0xFF00) >> 8; |
e0a1d598 | 818 | mac_addr[5] = mac_lo & 0xFF; |
b1e26e3b M |
819 | |
820 | if (!getenv("ethaddr")) { | |
821 | printf("<ethaddr> not set. Validating first E-fuse MAC\n"); | |
822 | ||
0adb5b76 | 823 | if (is_valid_ethaddr(mac_addr)) |
b1e26e3b M |
824 | eth_setenv_enetaddr("ethaddr", mac_addr); |
825 | } | |
8feb37b9 M |
826 | |
827 | mac_lo = readl((*ctrl)->control_core_mac_id_1_lo); | |
828 | mac_hi = readl((*ctrl)->control_core_mac_id_1_hi); | |
829 | mac_addr[0] = (mac_hi & 0xFF0000) >> 16; | |
830 | mac_addr[1] = (mac_hi & 0xFF00) >> 8; | |
831 | mac_addr[2] = mac_hi & 0xFF; | |
832 | mac_addr[3] = (mac_lo & 0xFF0000) >> 16; | |
833 | mac_addr[4] = (mac_lo & 0xFF00) >> 8; | |
834 | mac_addr[5] = mac_lo & 0xFF; | |
835 | ||
836 | if (!getenv("eth1addr")) { | |
0adb5b76 | 837 | if (is_valid_ethaddr(mac_addr)) |
8feb37b9 M |
838 | eth_setenv_enetaddr("eth1addr", mac_addr); |
839 | } | |
840 | ||
b1e26e3b M |
841 | ctrl_val = readl((*ctrl)->control_core_control_io1) & (~0x33); |
842 | ctrl_val |= 0x22; | |
843 | writel(ctrl_val, (*ctrl)->control_core_control_io1); | |
844 | ||
4c8014b9 M |
845 | if (*omap_si_rev == DRA722_ES1_0) |
846 | cpsw_data.active_slave = 1; | |
847 | ||
39fbac91 DM |
848 | if (board_is_dra72x_revc_or_later()) { |
849 | cpsw_slaves[0].phy_if = PHY_INTERFACE_MODE_RGMII_ID; | |
850 | cpsw_slaves[1].phy_if = PHY_INTERFACE_MODE_RGMII_ID; | |
851 | } | |
852 | ||
b1e26e3b M |
853 | ret = cpsw_register(&cpsw_data); |
854 | if (ret < 0) | |
855 | printf("Error %d registering CPSW switch\n", ret); | |
856 | ||
857 | return ret; | |
858 | } | |
859 | #endif | |
7b922523 LV |
860 | |
861 | #ifdef CONFIG_BOARD_EARLY_INIT_F | |
862 | /* VTT regulator enable */ | |
863 | static inline void vtt_regulator_enable(void) | |
864 | { | |
865 | if (omap_hw_init_context() == OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL) | |
866 | return; | |
867 | ||
868 | /* Do not enable VTT for DRA722 */ | |
6b1c14bb | 869 | if (is_dra72x()) |
7b922523 LV |
870 | return; |
871 | ||
872 | /* | |
873 | * EVM Rev G and later use gpio7_11 for DDR3 termination. | |
874 | * This is safe enough to do on older revs. | |
875 | */ | |
876 | gpio_request(GPIO_DDR_VTT_EN, "ddr_vtt_en"); | |
877 | gpio_direction_output(GPIO_DDR_VTT_EN, 1); | |
878 | } | |
879 | ||
880 | int board_early_init_f(void) | |
881 | { | |
882 | vtt_regulator_enable(); | |
883 | return 0; | |
884 | } | |
885 | #endif | |
62a09f05 DA |
886 | |
887 | #if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP) | |
888 | int ft_board_setup(void *blob, bd_t *bd) | |
889 | { | |
890 | ft_cpu_setup(blob, bd); | |
891 | ||
892 | return 0; | |
893 | } | |
894 | #endif | |
09da87da LV |
895 | |
896 | #ifdef CONFIG_SPL_LOAD_FIT | |
897 | int board_fit_config_name_match(const char *name) | |
898 | { | |
e8131386 M |
899 | if (is_dra72x()) { |
900 | if (board_is_dra72x_revc_or_later()) { | |
901 | if (!strcmp(name, "dra72-evm-revc")) | |
902 | return 0; | |
903 | } else if (!strcmp(name, "dra72-evm")) { | |
904 | return 0; | |
905 | } | |
906 | } else if (!is_dra72x() && !strcmp(name, "dra7-evm")) { | |
09da87da | 907 | return 0; |
e8131386 M |
908 | } |
909 | ||
910 | return -1; | |
09da87da LV |
911 | } |
912 | #endif | |
17c29873 AD |
913 | |
914 | #ifdef CONFIG_TI_SECURE_DEVICE | |
915 | void board_fit_image_post_process(void **p_image, size_t *p_size) | |
916 | { | |
917 | secure_boot_verify_image(p_image, p_size); | |
918 | } | |
0fcc5207 AD |
919 | |
920 | void board_tee_image_process(ulong tee_image, size_t tee_size) | |
921 | { | |
922 | secure_tee_install((u32)tee_image); | |
923 | } | |
924 | ||
925 | U_BOOT_FIT_LOADABLE_HANDLER(IH_TYPE_TEE, board_tee_image_process); | |
17c29873 | 926 | #endif |