]> git.ipfire.org Git - people/ms/u-boot.git/blame - common/cmd_mp.c
post: fix I2C POST failure for devices in CONFIG_SYS_POST_I2C_IGNORES
[people/ms/u-boot.git] / common / cmd_mp.c
CommitLineData
ec2b74ff 1/*
0e870980 2 * Copyright 2008-2009 Freescale Semiconductor, Inc.
ec2b74ff
KG
3 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23#include <common.h>
24#include <command.h>
25
088f1b19 26static int
54841ab5 27cpu_cmd(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
ec2b74ff 28{
79679d80 29 unsigned long cpuid;
ec2b74ff 30
47e26b1b 31 if (argc < 3)
4c12eeb8 32 return CMD_RET_USAGE;
ec2b74ff
KG
33
34 cpuid = simple_strtoul(argv[1], NULL, 10);
fbb9ecf7
TT
35 if (!is_core_valid(cpuid)) {
36 printf ("Core num: %lu is not valid\n", cpuid);
ec2b74ff
KG
37 return 1;
38 }
39
40
41 if (argc == 3) {
47e26b1b 42 if (strncmp(argv[2], "reset", 5) == 0)
ec2b74ff 43 cpu_reset(cpuid);
47e26b1b 44 else if (strncmp(argv[2], "status", 6) == 0)
ec2b74ff 45 cpu_status(cpuid);
47e26b1b 46 else if (strncmp(argv[2], "disable", 7) == 0)
4194b366 47 return cpu_disable(cpuid);
47e26b1b 48 else
4c12eeb8 49 return CMD_RET_USAGE;
47e26b1b 50
ec2b74ff
KG
51 return 0;
52 }
53
54 /* 4 or greater, make sure its release */
47e26b1b 55 if (strncmp(argv[2], "release", 7) != 0)
4c12eeb8 56 return CMD_RET_USAGE;
ec2b74ff 57
47e26b1b 58 if (cpu_release(cpuid, argc - 3, argv + 3))
4c12eeb8 59 return CMD_RET_USAGE;
ec2b74ff
KG
60
61 return 0;
62}
63
088f1b19
KP
64#ifdef CONFIG_SYS_LONGHELP
65static char cpu_help_text[] =
66 "<num> reset - Reset cpu <num>\n"
67 "cpu <num> status - Status of cpu <num>\n"
68 "cpu <num> disable - Disable cpu <num>\n"
69 "cpu <num> release <addr> [args] - Release cpu <num> at <addr> with [args]"
ec2b74ff 70#ifdef CONFIG_PPC
088f1b19 71 "\n"
79679d80 72 " [args] : <pir> <r3> <r6>\n" \
ec2b74ff
KG
73 " pir - processor id (if writeable)\n" \
74 " r3 - value for gpr 3\n" \
ec2b74ff 75 " r6 - value for gpr 6\n" \
ec2b74ff
KG
76 "\n" \
77 " Use '-' for any arg if you want the default value.\n" \
79679d80 78 " Default for r3 is <num> and r6 is 0\n" \
ec2b74ff 79 "\n" \
79679d80 80 " When cpu <num> is released r4 and r5 = 0.\n" \
a89c33db 81 " r7 will contain the size of the initial mapped area"
ec2b74ff 82#endif
088f1b19
KP
83 "";
84#endif
ec2b74ff
KG
85
86U_BOOT_CMD(
6d0f6bcf 87 cpu, CONFIG_SYS_MAXARGS, 1, cpu_cmd,
088f1b19 88 "Multiprocessor CPU boot manipulation and release", cpu_help_text
a89c33db 89);