[people/ms/linux.git] / drivers / mailbox / qcom-ipcc.c

// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
 */

#include <linux/bitfield.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/irqdomain.h>
#include <linux/mailbox_controller.h>
#include <linux/module.h>
#include <linux/platform_device.h>

#include <dt-bindings/mailbox/qcom-ipcc.h>

/* IPCC Register offsets */
#define IPCC_REG_SEND_ID		0x0c
#define IPCC_REG_RECV_ID		0x10
#define IPCC_REG_RECV_SIGNAL_ENABLE	0x14
#define IPCC_REG_RECV_SIGNAL_DISABLE	0x18
#define IPCC_REG_RECV_SIGNAL_CLEAR	0x1c
#define IPCC_REG_CLIENT_CLEAR		0x38

#define IPCC_SIGNAL_ID_MASK		GENMASK(15, 0)
#define IPCC_CLIENT_ID_MASK		GENMASK(31, 16)

#define IPCC_NO_PENDING_IRQ		GENMASK(31, 0)

/**
 * struct qcom_ipcc_chan_info - Per-mailbox-channel info
 * @client_id:	The client-id to which the interrupt has to be triggered
 * @signal_id:	The signal-id to which the interrupt has to be triggered
 */
struct qcom_ipcc_chan_info {
	u16 client_id;
	u16 signal_id;
};

/**
 * struct qcom_ipcc - Holder for the mailbox driver
 * @dev:		Device associated with this instance
 * @base:		Base address of the IPCC frame associated to APSS
 * @irq_domain:		The irq_domain associated with this instance
 * @chans:		The mailbox channels array
 * @mchan:		The per-mailbox channel info array
 * @mbox:		The mailbox controller
 * @num_chans:		Number of @chans elements
 * @irq:		Summary irq
 */
struct qcom_ipcc {
	struct device *dev;
	void __iomem *base;
	struct irq_domain *irq_domain;
	struct mbox_chan *chans;
	struct qcom_ipcc_chan_info *mchan;
	struct mbox_controller mbox;
	int num_chans;
	int irq;
};

static inline struct qcom_ipcc *to_qcom_ipcc(struct mbox_controller *mbox)
{
	return container_of(mbox, struct qcom_ipcc, mbox);
}

static inline u32 qcom_ipcc_get_hwirq(u16 client_id, u16 signal_id)
{
	return FIELD_PREP(IPCC_CLIENT_ID_MASK, client_id) |
	       FIELD_PREP(IPCC_SIGNAL_ID_MASK, signal_id);
}

static irqreturn_t qcom_ipcc_irq_fn(int irq, void *data)
{
	struct qcom_ipcc *ipcc = data;
	u32 hwirq;
	int virq;

	for (;;) {
		hwirq = readl(ipcc->base + IPCC_REG_RECV_ID);
		if (hwirq == IPCC_NO_PENDING_IRQ)
			break;

		virq = irq_find_mapping(ipcc->irq_domain, hwirq);
		writel(hwirq, ipcc->base + IPCC_REG_RECV_SIGNAL_CLEAR);
		generic_handle_irq(virq);
	}

	return IRQ_HANDLED;
}

static void qcom_ipcc_mask_irq(struct irq_data *irqd)
{
	struct qcom_ipcc *ipcc = irq_data_get_irq_chip_data(irqd);
	irq_hw_number_t hwirq = irqd_to_hwirq(irqd);

	writel(hwirq, ipcc->base + IPCC_REG_RECV_SIGNAL_DISABLE);
}

static void qcom_ipcc_unmask_irq(struct irq_data *irqd)
{
	struct qcom_ipcc *ipcc = irq_data_get_irq_chip_data(irqd);
	irq_hw_number_t hwirq = irqd_to_hwirq(irqd);

	writel(hwirq, ipcc->base + IPCC_REG_RECV_SIGNAL_ENABLE);
}

static struct irq_chip qcom_ipcc_irq_chip = {
	.name = "ipcc",
	.irq_mask = qcom_ipcc_mask_irq,
	.irq_unmask = qcom_ipcc_unmask_irq,
	.flags = IRQCHIP_SKIP_SET_WAKE,
};

static int qcom_ipcc_domain_map(struct irq_domain *d, unsigned int irq,
				irq_hw_number_t hw)
{
	struct qcom_ipcc *ipcc = d->host_data;

	irq_set_chip_and_handler(irq, &qcom_ipcc_irq_chip, handle_level_irq);
	irq_set_chip_data(irq, ipcc);
	irq_set_noprobe(irq);

	return 0;
}

static int qcom_ipcc_domain_xlate(struct irq_domain *d,
				  struct device_node *node, const u32 *intspec,
				  unsigned int intsize,
				  unsigned long *out_hwirq,
				  unsigned int *out_type)
{
	if (intsize != 3)
		return -EINVAL;

	*out_hwirq = qcom_ipcc_get_hwirq(intspec[0], intspec[1]);
	*out_type = intspec[2] & IRQ_TYPE_SENSE_MASK;

	return 0;
}

static const struct irq_domain_ops qcom_ipcc_irq_ops = {
	.map = qcom_ipcc_domain_map,
	.xlate = qcom_ipcc_domain_xlate,
};

static int qcom_ipcc_mbox_send_data(struct mbox_chan *chan, void *data)
{
	struct qcom_ipcc *ipcc = to_qcom_ipcc(chan->mbox);
	struct qcom_ipcc_chan_info *mchan = chan->con_priv;
	u32 hwirq;

	hwirq = qcom_ipcc_get_hwirq(mchan->client_id, mchan->signal_id);
	writel(hwirq, ipcc->base + IPCC_REG_SEND_ID);

	return 0;
}

static void qcom_ipcc_mbox_shutdown(struct mbox_chan *chan)
{
	chan->con_priv = NULL;
}

static struct mbox_chan *qcom_ipcc_mbox_xlate(struct mbox_controller *mbox,
					const struct of_phandle_args *ph)
{
	struct qcom_ipcc *ipcc = to_qcom_ipcc(mbox);
	struct qcom_ipcc_chan_info *mchan;
	struct mbox_chan *chan;
	struct device *dev;
	int chan_id;

	dev = ipcc->dev;

	if (ph->args_count != 2)
		return ERR_PTR(-EINVAL);

	for (chan_id = 0; chan_id < mbox->num_chans; chan_id++) {
		chan = &ipcc->chans[chan_id];
		mchan = chan->con_priv;

		if (!mchan)
			break;
		else if (mchan->client_id == ph->args[0] &&
				mchan->signal_id == ph->args[1])
			return ERR_PTR(-EBUSY);
	}

	if (chan_id >= mbox->num_chans)
		return ERR_PTR(-EBUSY);

	mchan = devm_kzalloc(dev, sizeof(*mchan), GFP_KERNEL);
	if (!mchan)
		return ERR_PTR(-ENOMEM);

	mchan->client_id = ph->args[0];
	mchan->signal_id = ph->args[1];
	chan->con_priv = mchan;

	return chan;
}

static const struct mbox_chan_ops ipcc_mbox_chan_ops = {
	.send_data = qcom_ipcc_mbox_send_data,
	.shutdown = qcom_ipcc_mbox_shutdown,
};

static int qcom_ipcc_setup_mbox(struct qcom_ipcc *ipcc,
				struct device_node *controller_dn)
{
	struct of_phandle_args curr_ph;
	struct device_node *client_dn;
	struct mbox_controller *mbox;
	struct device *dev = ipcc->dev;
	int i, j, ret;

	/*
	 * Find out the number of clients interested in this mailbox
	 * and create channels accordingly.
	 */
	ipcc->num_chans = 0;
	for_each_node_with_property(client_dn, "mboxes") {
		if (!of_device_is_available(client_dn))
			continue;
		i = of_count_phandle_with_args(client_dn,
						"mboxes", "#mbox-cells");
		for (j = 0; j < i; j++) {
			ret = of_parse_phandle_with_args(client_dn, "mboxes",
						"#mbox-cells", j, &curr_ph);
			of_node_put(curr_ph.np);
			if (!ret && curr_ph.np == controller_dn) {
				ipcc->num_chans++;
				break;
			}
		}
	}

	/* If no clients are found, skip registering as a mbox controller */
	if (!ipcc->num_chans)
		return 0;

	ipcc->chans = devm_kcalloc(dev, ipcc->num_chans,
					sizeof(struct mbox_chan), GFP_KERNEL);
	if (!ipcc->chans)
		return -ENOMEM;

	mbox = &ipcc->mbox;
	mbox->dev = dev;
	mbox->num_chans = ipcc->num_chans;
	mbox->chans = ipcc->chans;
	mbox->ops = &ipcc_mbox_chan_ops;
	mbox->of_xlate = qcom_ipcc_mbox_xlate;
	mbox->txdone_irq = false;
	mbox->txdone_poll = false;

	return devm_mbox_controller_register(dev, mbox);
}

static int qcom_ipcc_pm_resume(struct device *dev)
{
	struct qcom_ipcc *ipcc = dev_get_drvdata(dev);
	u32 hwirq;
	int virq;

	hwirq = readl(ipcc->base + IPCC_REG_RECV_ID);
	if (hwirq == IPCC_NO_PENDING_IRQ)
		return 0;

	virq = irq_find_mapping(ipcc->irq_domain, hwirq);

	dev_dbg(dev, "virq: %d triggered client-id: %ld; signal-id: %ld\n", virq,
		FIELD_GET(IPCC_CLIENT_ID_MASK, hwirq), FIELD_GET(IPCC_SIGNAL_ID_MASK, hwirq));

	return 0;
}

static int qcom_ipcc_probe(struct platform_device *pdev)
{
	struct qcom_ipcc *ipcc;
	static int id;
	char *name;
	int ret;

	ipcc = devm_kzalloc(&pdev->dev, sizeof(*ipcc), GFP_KERNEL);
	if (!ipcc)
		return -ENOMEM;

	ipcc->dev = &pdev->dev;

	ipcc->base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(ipcc->base))
		return PTR_ERR(ipcc->base);

	ipcc->irq = platform_get_irq(pdev, 0);
	if (ipcc->irq < 0)
		return ipcc->irq;

	name = devm_kasprintf(&pdev->dev, GFP_KERNEL, "ipcc_%d", id++);
	if (!name)
		return -ENOMEM;

	ipcc->irq_domain = irq_domain_add_tree(pdev->dev.of_node,
					       &qcom_ipcc_irq_ops, ipcc);
	if (!ipcc->irq_domain)
		return -ENOMEM;

	ret = qcom_ipcc_setup_mbox(ipcc, pdev->dev.of_node);
	if (ret)
		goto err_mbox;

	ret = devm_request_irq(&pdev->dev, ipcc->irq, qcom_ipcc_irq_fn,
			       IRQF_TRIGGER_HIGH | IRQF_NO_SUSPEND, name, ipcc);
	if (ret < 0) {
		dev_err(&pdev->dev, "Failed to register the irq: %d\n", ret);
		goto err_req_irq;
	}

	platform_set_drvdata(pdev, ipcc);

	return 0;

err_req_irq:
	if (ipcc->num_chans)
		mbox_controller_unregister(&ipcc->mbox);
err_mbox:
	irq_domain_remove(ipcc->irq_domain);

	return ret;
}

static int qcom_ipcc_remove(struct platform_device *pdev)
{
	struct qcom_ipcc *ipcc = platform_get_drvdata(pdev);

	disable_irq_wake(ipcc->irq);
	irq_domain_remove(ipcc->irq_domain);

	return 0;
}

static const struct of_device_id qcom_ipcc_of_match[] = {
	{ .compatible = "qcom,ipcc"},
	{}
};
MODULE_DEVICE_TABLE(of, qcom_ipcc_of_match);

static const struct dev_pm_ops qcom_ipcc_dev_pm_ops = {
	SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(NULL, qcom_ipcc_pm_resume)
};

static struct platform_driver qcom_ipcc_driver = {
	.probe = qcom_ipcc_probe,
	.remove = qcom_ipcc_remove,
	.driver = {
		.name = "qcom-ipcc",
		.of_match_table = qcom_ipcc_of_match,
		.suppress_bind_attrs = true,
		.pm = pm_sleep_ptr(&qcom_ipcc_dev_pm_ops),
	},
};

static int __init qcom_ipcc_init(void)
{
	return platform_driver_register(&qcom_ipcc_driver);
}
arch_initcall(qcom_ipcc_init);

MODULE_AUTHOR("Venkata Narendra Kumar Gutta <vnkgutta@codeaurora.org>");
MODULE_AUTHOR("Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>");
MODULE_DESCRIPTION("Qualcomm Technologies, Inc. IPCC driver");
MODULE_LICENSE("GPL v2");
Commit	Line	Data
fa74a025 MS	1	// SPDX-License-Identifier: GPL-2.0-only
	2	/*
	3	* Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
	4	*/
	5
	6	#include <linux/bitfield.h>
	7	#include <linux/interrupt.h>
	8	#include <linux/irq.h>
	9	#include <linux/irqdomain.h>
	10	#include <linux/mailbox_controller.h>
	11	#include <linux/module.h>
	12	#include <linux/platform_device.h>
	13
	14	#include <dt-bindings/mailbox/qcom-ipcc.h>
	15
fa74a025 MS	16	/* IPCC Register offsets */
	17	#define IPCC_REG_SEND_ID 0x0c
	18	#define IPCC_REG_RECV_ID 0x10
	19	#define IPCC_REG_RECV_SIGNAL_ENABLE 0x14
	20	#define IPCC_REG_RECV_SIGNAL_DISABLE 0x18
	21	#define IPCC_REG_RECV_SIGNAL_CLEAR 0x1c
	22	#define IPCC_REG_CLIENT_CLEAR 0x38
	23
	24	#define IPCC_SIGNAL_ID_MASK GENMASK(15, 0)
	25	#define IPCC_CLIENT_ID_MASK GENMASK(31, 16)
	26
	27	#define IPCC_NO_PENDING_IRQ GENMASK(31, 0)
	28
	29	/**
	30	* struct qcom_ipcc_chan_info - Per-mailbox-channel info
	31	* @client_id: The client-id to which the interrupt has to be triggered
	32	* @signal_id: The signal-id to which the interrupt has to be triggered
	33	*/
	34	struct qcom_ipcc_chan_info {
	35	u16 client_id;
	36	u16 signal_id;
	37	};
	38
	39	/**
	40	* struct qcom_ipcc - Holder for the mailbox driver
	41	* @dev: Device associated with this instance
	42	* @base: Base address of the IPCC frame associated to APSS
	43	* @irq_domain: The irq_domain associated with this instance
a022c7c9	44	* @chans: The mailbox channels array
fa74a025 MS	45	* @mchan: The per-mailbox channel info array
fa74a025 MS	46	* @mbox: The mailbox controller
a022c7c9	47	* @num_chans: Number of @chans elements
fa74a025 MS	48	* @irq: Summary irq
	49	*/
	50	struct qcom_ipcc {
	51	struct device *dev;
	52	void __iomem *base;
	53	struct irq_domain *irq_domain;
e9d50e4b HY	54	struct mbox_chan *chans;
e9d50e4b HY	55	struct qcom_ipcc_chan_info *mchan;
fa74a025	56	struct mbox_controller mbox;
e9d50e4b	57	int num_chans;
fa74a025 MS	58	int irq;
	59	};
	60
	61	static inline struct qcom_ipcc to_qcom_ipcc(struct mbox_controller mbox)
	62	{
	63	return container_of(mbox, struct qcom_ipcc, mbox);
	64	}
	65
	66	static inline u32 qcom_ipcc_get_hwirq(u16 client_id, u16 signal_id)
	67	{
	68	return FIELD_PREP(IPCC_CLIENT_ID_MASK, client_id) \|
	69	FIELD_PREP(IPCC_SIGNAL_ID_MASK, signal_id);
	70	}
	71
	72	static irqreturn_t qcom_ipcc_irq_fn(int irq, void *data)
	73	{
	74	struct qcom_ipcc *ipcc = data;
	75	u32 hwirq;
	76	int virq;
	77
	78	for (;;) {
	79	hwirq = readl(ipcc->base + IPCC_REG_RECV_ID);
	80	if (hwirq == IPCC_NO_PENDING_IRQ)
	81	break;
	82
	83	virq = irq_find_mapping(ipcc->irq_domain, hwirq);
	84	writel(hwirq, ipcc->base + IPCC_REG_RECV_SIGNAL_CLEAR);
	85	generic_handle_irq(virq);
	86	}
	87
	88	return IRQ_HANDLED;
	89	}
	90
	91	static void qcom_ipcc_mask_irq(struct irq_data *irqd)
	92	{
	93	struct qcom_ipcc *ipcc = irq_data_get_irq_chip_data(irqd);
	94	irq_hw_number_t hwirq = irqd_to_hwirq(irqd);
	95
	96	writel(hwirq, ipcc->base + IPCC_REG_RECV_SIGNAL_DISABLE);
	97	}
	98
	99	static void qcom_ipcc_unmask_irq(struct irq_data *irqd)
	100	{
	101	struct qcom_ipcc *ipcc = irq_data_get_irq_chip_data(irqd);
	102	irq_hw_number_t hwirq = irqd_to_hwirq(irqd);
	103
	104	writel(hwirq, ipcc->base + IPCC_REG_RECV_SIGNAL_ENABLE);
	105	}
	106
	107	static struct irq_chip qcom_ipcc_irq_chip = {
	108	.name = "ipcc",
	109	.irq_mask = qcom_ipcc_mask_irq,
	110	.irq_unmask = qcom_ipcc_unmask_irq,
	111	.flags = IRQCHIP_SKIP_SET_WAKE,
	112	};
	113
	114	static int qcom_ipcc_domain_map(struct irq_domain *d, unsigned int irq,
	115	irq_hw_number_t hw)
	116	{
	117	struct qcom_ipcc *ipcc = d->host_data;
	118
	119	irq_set_chip_and_handler(irq, &qcom_ipcc_irq_chip, handle_level_irq);
	120	irq_set_chip_data(irq, ipcc);
	121	irq_set_noprobe(irq);
122
123	return 0;
124	}
125
126	static int qcom_ipcc_domain_xlate(struct irq_domain *d,
127	struct device_node node, const u32 intspec,
128	unsigned int intsize,
129	unsigned long *out_hwirq,
130	unsigned int *out_type)
131	{
132	if (intsize != 3)
133	return -EINVAL;
134
135	*out_hwirq = qcom_ipcc_get_hwirq(intspec[0], intspec[1]);
136	*out_type = intspec[2] & IRQ_TYPE_SENSE_MASK;
137
138	return 0;
139	}
140
141	static const struct irq_domain_ops qcom_ipcc_irq_ops = {
142	.map = qcom_ipcc_domain_map,
143	.xlate = qcom_ipcc_domain_xlate,
144	};
145
146	static int qcom_ipcc_mbox_send_data(struct mbox_chan chan, void data)
147	{
148	struct qcom_ipcc *ipcc = to_qcom_ipcc(chan->mbox);
149	struct qcom_ipcc_chan_info *mchan = chan->con_priv;
150	u32 hwirq;
151
152	hwirq = qcom_ipcc_get_hwirq(mchan->client_id, mchan->signal_id);
153	writel(hwirq, ipcc->base + IPCC_REG_SEND_ID);
154
155	return 0;
156	}
157
d6fbfdbc SS	158	static void qcom_ipcc_mbox_shutdown(struct mbox_chan *chan)
	159	{
	160	chan->con_priv = NULL;
	161	}
	162
fa74a025 MS	163	static struct mbox_chan qcom_ipcc_mbox_xlate(struct mbox_controller mbox,
	164	const struct of_phandle_args *ph)
	165	{
	166	struct qcom_ipcc *ipcc = to_qcom_ipcc(mbox);
	167	struct qcom_ipcc_chan_info *mchan;
	168	struct mbox_chan *chan;
e9d50e4b HY	169	struct device *dev;
	170	int chan_id;
	171
	172	dev = ipcc->dev;
fa74a025 MS	173
	174	if (ph->args_count != 2)
	175	return ERR_PTR(-EINVAL);
	176
e9d50e4b HY	177	for (chan_id = 0; chan_id < mbox->num_chans; chan_id++) {
	178	chan = &ipcc->chans[chan_id];
	179	mchan = chan->con_priv;
fa74a025	180
e9d50e4b HY	181	if (!mchan)
	182	break;
	183	else if (mchan->client_id == ph->args[0] &&
	184	mchan->signal_id == ph->args[1])
	185	return ERR_PTR(-EBUSY);
fa74a025 MS	186	}
fa74a025 MS	187
e9d50e4b HY	188	if (chan_id >= mbox->num_chans)
	189	return ERR_PTR(-EBUSY);
	190
	191	mchan = devm_kzalloc(dev, sizeof(*mchan), GFP_KERNEL);
	192	if (!mchan)
	193	return ERR_PTR(-ENOMEM);
	194
	195	mchan->client_id = ph->args[0];
	196	mchan->signal_id = ph->args[1];
	197	chan->con_priv = mchan;
	198
	199	return chan;
fa74a025 MS	200	}
	201
	202	static const struct mbox_chan_ops ipcc_mbox_chan_ops = {
	203	.send_data = qcom_ipcc_mbox_send_data,
d6fbfdbc	204	.shutdown = qcom_ipcc_mbox_shutdown,
fa74a025 MS	205	};
fa74a025 MS	206
e9d50e4b HY	207	static int qcom_ipcc_setup_mbox(struct qcom_ipcc *ipcc,
e9d50e4b HY	208	struct device_node *controller_dn)
fa74a025	209	{
e9d50e4b HY	210	struct of_phandle_args curr_ph;
e9d50e4b HY	211	struct device_node *client_dn;
fa74a025 MS	212	struct mbox_controller *mbox;
fa74a025 MS	213	struct device *dev = ipcc->dev;
e9d50e4b HY	214	int i, j, ret;
	215
	216	/*
	217	* Find out the number of clients interested in this mailbox
	218	* and create channels accordingly.
	219	*/
	220	ipcc->num_chans = 0;
	221	for_each_node_with_property(client_dn, "mboxes") {
	222	if (!of_device_is_available(client_dn))
	223	continue;
	224	i = of_count_phandle_with_args(client_dn,
	225	"mboxes", "#mbox-cells");
	226	for (j = 0; j < i; j++) {
	227	ret = of_parse_phandle_with_args(client_dn, "mboxes",
	228	"#mbox-cells", j, &curr_ph);
	229	of_node_put(curr_ph.np);
	230	if (!ret && curr_ph.np == controller_dn) {
	231	ipcc->num_chans++;
	232	break;
	233	}
	234	}
	235	}
	236
	237	/* If no clients are found, skip registering as a mbox controller */
	238	if (!ipcc->num_chans)
	239	return 0;
	240
	241	ipcc->chans = devm_kcalloc(dev, ipcc->num_chans,
	242	sizeof(struct mbox_chan), GFP_KERNEL);
	243	if (!ipcc->chans)
	244	return -ENOMEM;
fa74a025 MS	245
	246	mbox = &ipcc->mbox;
	247	mbox->dev = dev;
e9d50e4b HY	248	mbox->num_chans = ipcc->num_chans;
e9d50e4b HY	249	mbox->chans = ipcc->chans;
fa74a025 MS	250	mbox->ops = &ipcc_mbox_chan_ops;
	251	mbox->of_xlate = qcom_ipcc_mbox_xlate;
	252	mbox->txdone_irq = false;
	253	mbox->txdone_poll = false;
	254
	255	return devm_mbox_controller_register(dev, mbox);
	256	}
	257
c25f7789 PS	258	static int qcom_ipcc_pm_resume(struct device *dev)
	259	{
	260	struct qcom_ipcc *ipcc = dev_get_drvdata(dev);
	261	u32 hwirq;
	262	int virq;
	263
	264	hwirq = readl(ipcc->base + IPCC_REG_RECV_ID);
	265	if (hwirq == IPCC_NO_PENDING_IRQ)
	266	return 0;
	267
	268	virq = irq_find_mapping(ipcc->irq_domain, hwirq);
	269
	270	dev_dbg(dev, "virq: %d triggered client-id: %ld; signal-id: %ld\n", virq,
	271	FIELD_GET(IPCC_CLIENT_ID_MASK, hwirq), FIELD_GET(IPCC_SIGNAL_ID_MASK, hwirq));
	272
	273	return 0;
	274	}
	275
fa74a025 MS	276	static int qcom_ipcc_probe(struct platform_device *pdev)
	277	{
	278	struct qcom_ipcc *ipcc;
1f43e523 HY	279	static int id;
1f43e523 HY	280	char *name;
fa74a025 MS	281	int ret;
	282
	283	ipcc = devm_kzalloc(&pdev->dev, sizeof(*ipcc), GFP_KERNEL);
	284	if (!ipcc)
	285	return -ENOMEM;
	286
	287	ipcc->dev = &pdev->dev;
	288
	289	ipcc->base = devm_platform_ioremap_resource(pdev, 0);
	290	if (IS_ERR(ipcc->base))
	291	return PTR_ERR(ipcc->base);
	292
	293	ipcc->irq = platform_get_irq(pdev, 0);
	294	if (ipcc->irq < 0)
	295	return ipcc->irq;
	296
1f43e523 HY	297	name = devm_kasprintf(&pdev->dev, GFP_KERNEL, "ipcc_%d", id++);
	298	if (!name)
	299	return -ENOMEM;
	300
fa74a025 MS	301	ipcc->irq_domain = irq_domain_add_tree(pdev->dev.of_node,
	302	&qcom_ipcc_irq_ops, ipcc);
	303	if (!ipcc->irq_domain)
	304	return -ENOMEM;
	305
e9d50e4b	306	ret = qcom_ipcc_setup_mbox(ipcc, pdev->dev.of_node);
fa74a025 MS	307	if (ret)
	308	goto err_mbox;
	309
	310	ret = devm_request_irq(&pdev->dev, ipcc->irq, qcom_ipcc_irq_fn,
afaf2ba5	311	IRQF_TRIGGER_HIGH \| IRQF_NO_SUSPEND, name, ipcc);
fa74a025 MS	312	if (ret < 0) {
fa74a025 MS	313	dev_err(&pdev->dev, "Failed to register the irq: %d\n", ret);
e9d50e4b	314	goto err_req_irq;
fa74a025 MS	315	}
fa74a025 MS	316
fa74a025 MS	317	platform_set_drvdata(pdev, ipcc);
	318
	319	return 0;
	320
e9d50e4b HY	321	err_req_irq:
	322	if (ipcc->num_chans)
	323	mbox_controller_unregister(&ipcc->mbox);
fa74a025 MS	324	err_mbox:
	325	irq_domain_remove(ipcc->irq_domain);
	326
	327	return ret;
	328	}
	329
	330	static int qcom_ipcc_remove(struct platform_device *pdev)
	331	{
	332	struct qcom_ipcc *ipcc = platform_get_drvdata(pdev);
	333
	334	disable_irq_wake(ipcc->irq);
	335	irq_domain_remove(ipcc->irq_domain);
	336
	337	return 0;
	338	}
	339
	340	static const struct of_device_id qcom_ipcc_of_match[] = {
	341	{ .compatible = "qcom,ipcc"},
	342	{}
	343	};
	344	MODULE_DEVICE_TABLE(of, qcom_ipcc_of_match);
	345
c25f7789 PS	346	static const struct dev_pm_ops qcom_ipcc_dev_pm_ops = {
	347	SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(NULL, qcom_ipcc_pm_resume)
	348	};
	349
fa74a025 MS	350	static struct platform_driver qcom_ipcc_driver = {
	351	.probe = qcom_ipcc_probe,
	352	.remove = qcom_ipcc_remove,
	353	.driver = {
	354	.name = "qcom-ipcc",
	355	.of_match_table = qcom_ipcc_of_match,
8d7e5908	356	.suppress_bind_attrs = true,
c25f7789	357	.pm = pm_sleep_ptr(&qcom_ipcc_dev_pm_ops),
fa74a025 MS	358	},
	359	};
	360
	361	static int __init qcom_ipcc_init(void)
	362	{
	363	return platform_driver_register(&qcom_ipcc_driver);
	364	}
	365	arch_initcall(qcom_ipcc_init);
	366
	367	MODULE_AUTHOR("Venkata Narendra Kumar Gutta <vnkgutta@codeaurora.org>");
	368	MODULE_AUTHOR("Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>");
	369	MODULE_DESCRIPTION("Qualcomm Technologies, Inc. IPCC driver");
	370	MODULE_LICENSE("GPL v2");