[people/ms/u-boot.git] / drivers / net / xilinx_axi_emac.c

/*
 * Copyright (C) 2011 Michal Simek <monstr@monstr.eu>
 * Copyright (C) 2011 PetaLogix
 * Copyright (C) 2010 Xilinx, Inc. All rights reserved.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <config.h>
#include <common.h>
#include <net.h>
#include <malloc.h>
#include <asm/io.h>
#include <phy.h>
#include <miiphy.h>

#if !defined(CONFIG_PHYLIB)
# error AXI_ETHERNET requires PHYLIB
#endif

/* Link setup */
#define XAE_EMMC_LINKSPEED_MASK	0xC0000000 /* Link speed */
#define XAE_EMMC_LINKSPD_10	0x00000000 /* Link Speed mask for 10 Mbit */
#define XAE_EMMC_LINKSPD_100	0x40000000 /* Link Speed mask for 100 Mbit */
#define XAE_EMMC_LINKSPD_1000	0x80000000 /* Link Speed mask for 1000 Mbit */

/* Interrupt Status/Enable/Mask Registers bit definitions */
#define XAE_INT_RXRJECT_MASK	0x00000008 /* Rx frame rejected */
#define XAE_INT_MGTRDY_MASK	0x00000080 /* MGT clock Lock */

/* Receive Configuration Word 1 (RCW1) Register bit definitions */
#define XAE_RCW1_RX_MASK	0x10000000 /* Receiver enable */

/* Transmitter Configuration (TC) Register bit definitions */
#define XAE_TC_TX_MASK		0x10000000 /* Transmitter enable */

#define XAE_UAW1_UNICASTADDR_MASK	0x0000FFFF

/* MDIO Management Configuration (MC) Register bit definitions */
#define XAE_MDIO_MC_MDIOEN_MASK		0x00000040 /* MII management enable*/

/* MDIO Management Control Register (MCR) Register bit definitions */
#define XAE_MDIO_MCR_PHYAD_MASK		0x1F000000 /* Phy Address Mask */
#define XAE_MDIO_MCR_PHYAD_SHIFT	24	   /* Phy Address Shift */
#define XAE_MDIO_MCR_REGAD_MASK		0x001F0000 /* Reg Address Mask */
#define XAE_MDIO_MCR_REGAD_SHIFT	16	   /* Reg Address Shift */
#define XAE_MDIO_MCR_OP_READ_MASK	0x00008000 /* Op Code Read Mask */
#define XAE_MDIO_MCR_OP_WRITE_MASK	0x00004000 /* Op Code Write Mask */
#define XAE_MDIO_MCR_INITIATE_MASK	0x00000800 /* Ready Mask */
#define XAE_MDIO_MCR_READY_MASK		0x00000080 /* Ready Mask */

#define XAE_MDIO_DIV_DFT	29	/* Default MDIO clock divisor */

/* DMA macros */
/* Bitmasks of XAXIDMA_CR_OFFSET register */
#define XAXIDMA_CR_RUNSTOP_MASK	0x00000001 /* Start/stop DMA channel */
#define XAXIDMA_CR_RESET_MASK	0x00000004 /* Reset DMA engine */

/* Bitmasks of XAXIDMA_SR_OFFSET register */
#define XAXIDMA_HALTED_MASK	0x00000001  /* DMA channel halted */

/* Bitmask for interrupts */
#define XAXIDMA_IRQ_IOC_MASK	0x00001000 /* Completion intr */
#define XAXIDMA_IRQ_DELAY_MASK	0x00002000 /* Delay interrupt */
#define XAXIDMA_IRQ_ALL_MASK	0x00007000 /* All interrupts */

/* Bitmasks of XAXIDMA_BD_CTRL_OFFSET register */
#define XAXIDMA_BD_CTRL_TXSOF_MASK	0x08000000 /* First tx packet */
#define XAXIDMA_BD_CTRL_TXEOF_MASK	0x04000000 /* Last tx packet */

#define DMAALIGN	128

static u8 rxframe[PKTSIZE_ALIGN] __attribute((aligned(DMAALIGN)));

/* Reflect dma offsets */
struct axidma_reg {
	u32 control; /* DMACR */
	u32 status; /* DMASR */
	u32 current; /* CURDESC */
	u32 reserved;
	u32 tail; /* TAILDESC */
};

/* Private driver structures */
struct axidma_priv {
	struct axidma_reg *dmatx;
	struct axidma_reg *dmarx;
	int phyaddr;

	struct phy_device *phydev;
	struct mii_dev *bus;
};

/* BD descriptors */
struct axidma_bd {
	u32 next;	/* Next descriptor pointer */
	u32 reserved1;
	u32 phys;	/* Buffer address */
	u32 reserved2;
	u32 reserved3;
	u32 reserved4;
	u32 cntrl;	/* Control */
	u32 status;	/* Status */
	u32 app0;
	u32 app1;	/* TX start << 16 | insert */
	u32 app2;	/* TX csum seed */
	u32 app3;
	u32 app4;
	u32 sw_id_offset;
	u32 reserved5;
	u32 reserved6;
};

/* Static BDs - driver uses only one BD */
static struct axidma_bd tx_bd __attribute((aligned(DMAALIGN)));
static struct axidma_bd rx_bd __attribute((aligned(DMAALIGN)));

struct axi_regs {
	u32 reserved[3];
	u32 is; /* 0xC: Interrupt status */
	u32 reserved2;
	u32 ie; /* 0x14: Interrupt enable */
	u32 reserved3[251];
	u32 rcw1; /* 0x404: Rx Configuration Word 1 */
	u32 tc; /* 0x408: Tx Configuration */
	u32 reserved4;
	u32 emmc; /* 0x410: EMAC mode configuration */
	u32 reserved5[59];
	u32 mdio_mc; /* 0x500: MII Management Config */
	u32 mdio_mcr; /* 0x504: MII Management Control */
	u32 mdio_mwd; /* 0x508: MII Management Write Data */
	u32 mdio_mrd; /* 0x50C: MII Management Read Data */
	u32 reserved6[124];
	u32 uaw0; /* 0x700: Unicast address word 0 */
	u32 uaw1; /* 0x704: Unicast address word 1 */
};

/* Use MII register 1 (MII status register) to detect PHY */
#define PHY_DETECT_REG  1

/*
 * Mask used to verify certain PHY features (or register contents)
 * in the register above:
 *  0x1000: 10Mbps full duplex support
 *  0x0800: 10Mbps half duplex support
 *  0x0008: Auto-negotiation support
 */
#define PHY_DETECT_MASK 0x1808

static inline int mdio_wait(struct eth_device *dev)
{
	struct axi_regs *regs = (struct axi_regs *)dev->iobase;
	u32 timeout = 200;

	/* Wait till MDIO interface is ready to accept a new transaction. */
	while (timeout && (!(in_be32(&regs->mdio_mcr)
						& XAE_MDIO_MCR_READY_MASK))) {
		timeout--;
		udelay(1);
	}
	if (!timeout) {
		printf("%s: Timeout\n", __func__);
		return 1;
	}
	return 0;
}

static u32 phyread(struct eth_device *dev, u32 phyaddress, u32 registernum,
								u16 *val)
{
	struct axi_regs *regs = (struct axi_regs *)dev->iobase;
	u32 mdioctrlreg = 0;

	if (mdio_wait(dev))
		return 1;

	mdioctrlreg = ((phyaddress << XAE_MDIO_MCR_PHYAD_SHIFT) &
			XAE_MDIO_MCR_PHYAD_MASK) |
			((registernum << XAE_MDIO_MCR_REGAD_SHIFT)
			& XAE_MDIO_MCR_REGAD_MASK) |
			XAE_MDIO_MCR_INITIATE_MASK |
			XAE_MDIO_MCR_OP_READ_MASK;

	out_be32(&regs->mdio_mcr, mdioctrlreg);

	if (mdio_wait(dev))
		return 1;

	/* Read data */
	*val = in_be32(&regs->mdio_mrd);
	return 0;
}

static u32 phywrite(struct eth_device *dev, u32 phyaddress, u32 registernum,
								u32 data)
{
	struct axi_regs *regs = (struct axi_regs *)dev->iobase;
	u32 mdioctrlreg = 0;

	if (mdio_wait(dev))
		return 1;

	mdioctrlreg = ((phyaddress << XAE_MDIO_MCR_PHYAD_SHIFT) &
			XAE_MDIO_MCR_PHYAD_MASK) |
			((registernum << XAE_MDIO_MCR_REGAD_SHIFT)
			& XAE_MDIO_MCR_REGAD_MASK) |
			XAE_MDIO_MCR_INITIATE_MASK |
			XAE_MDIO_MCR_OP_WRITE_MASK;

	/* Write data */
	out_be32(&regs->mdio_mwd, data);

	out_be32(&regs->mdio_mcr, mdioctrlreg);

	if (mdio_wait(dev))
		return 1;

	return 0;
}

/* Setting axi emac and phy to proper setting */
static int setup_phy(struct eth_device *dev)
{
	u16 phyreg;
	u32 i, speed, emmc_reg, ret;
	struct axidma_priv *priv = dev->priv;
	struct axi_regs *regs = (struct axi_regs *)dev->iobase;
	struct phy_device *phydev;

	u32 supported = SUPPORTED_10baseT_Half |
			SUPPORTED_10baseT_Full |
			SUPPORTED_100baseT_Half |
			SUPPORTED_100baseT_Full |
			SUPPORTED_1000baseT_Half |
			SUPPORTED_1000baseT_Full;

	if (priv->phyaddr == -1) {
		/* Detect the PHY address */
		for (i = 31; i >= 0; i--) {
			ret = phyread(dev, i, PHY_DETECT_REG, &phyreg);
			if (!ret && (phyreg != 0xFFFF) &&
			((phyreg & PHY_DETECT_MASK) == PHY_DETECT_MASK)) {
				/* Found a valid PHY address */
				priv->phyaddr = i;
				debug("axiemac: Found valid phy address, %x\n",
									phyreg);
				break;
			}
		}
	}

	/* Interface - look at tsec */
	phydev = phy_connect(priv->bus, priv->phyaddr, dev, 0);

	phydev->supported &= supported;
	phydev->advertising = phydev->supported;
	priv->phydev = phydev;
	phy_config(phydev);
	if (phy_startup(phydev)) {
		printf("axiemac: could not initialize PHY %s\n",
		       phydev->dev->name);
		return 0;
	}

	switch (phydev->speed) {
	case 1000:
		speed = XAE_EMMC_LINKSPD_1000;
		break;
	case 100:
		speed = XAE_EMMC_LINKSPD_100;
		break;
	case 10:
		speed = XAE_EMMC_LINKSPD_10;
		break;
	default:
		return 0;
	}

	/* Setup the emac for the phy speed */
	emmc_reg = in_be32(&regs->emmc);
	emmc_reg &= ~XAE_EMMC_LINKSPEED_MASK;
	emmc_reg |= speed;

	/* Write new speed setting out to Axi Ethernet */
	out_be32(&regs->emmc, emmc_reg);

	/*
	* Setting the operating speed of the MAC needs a delay. There
	* doesn't seem to be register to poll, so please consider this
	* during your application design.
	*/
	udelay(1);

	return 1;
}

/* STOP DMA transfers */
static void axiemac_halt(struct eth_device *dev)
{
	struct axidma_priv *priv = dev->priv;
	u32 temp;

	/* Stop the hardware */
	temp = in_be32(&priv->dmatx->control);
	temp &= ~XAXIDMA_CR_RUNSTOP_MASK;
	out_be32(&priv->dmatx->control, temp);

	temp = in_be32(&priv->dmarx->control);
	temp &= ~XAXIDMA_CR_RUNSTOP_MASK;
	out_be32(&priv->dmarx->control, temp);

	debug("axiemac: Halted\n");
}

static int axi_ethernet_init(struct eth_device *dev)
{
	struct axi_regs *regs = (struct axi_regs *)dev->iobase;
	u32 timeout = 200;

	/*
	 * Check the status of the MgtRdy bit in the interrupt status
	 * registers. This must be done to allow the MGT clock to become stable
	 * for the Sgmii and 1000BaseX PHY interfaces. No other register reads
	 * will be valid until this bit is valid.
	 * The bit is always a 1 for all other PHY interfaces.
	 */
	while (timeout && (!(in_be32(&regs->is) & XAE_INT_MGTRDY_MASK))) {
		timeout--;
		udelay(1);
	}
	if (!timeout) {
		printf("%s: Timeout\n", __func__);
		return 1;
	}

	/* Stop the device and reset HW */
	/* Disable interrupts */
	out_be32(&regs->ie, 0);

	/* Disable the receiver */
	out_be32(&regs->rcw1, in_be32(&regs->rcw1) & ~XAE_RCW1_RX_MASK);

	/*
	 * Stopping the receiver in mid-packet causes a dropped packet
	 * indication from HW. Clear it.
	 */
	/* Set the interrupt status register to clear the interrupt */
	out_be32(&regs->is, XAE_INT_RXRJECT_MASK);

	/* Setup HW */
	/* Set default MDIO divisor */
	out_be32(&regs->mdio_mc, XAE_MDIO_DIV_DFT | XAE_MDIO_MC_MDIOEN_MASK);

	debug("axiemac: InitHw done\n");
	return 0;
}

static int axiemac_setup_mac(struct eth_device *dev)
{
	struct axi_regs *regs = (struct axi_regs *)dev->iobase;

	/* Set the MAC address */
	int val = ((dev->enetaddr[3] << 24) | (dev->enetaddr[2] << 16) |
		(dev->enetaddr[1] << 8) | (dev->enetaddr[0]));
	out_be32(&regs->uaw0, val);

	val = (dev->enetaddr[5] << 8) | dev->enetaddr[4] ;
	val |= in_be32(&regs->uaw1) & ~XAE_UAW1_UNICASTADDR_MASK;
	out_be32(&regs->uaw1, val);
	return 0;
}

/* Reset DMA engine */
static void axi_dma_init(struct eth_device *dev)
{
	struct axidma_priv *priv = dev->priv;
	u32 timeout = 500;

	/* Reset the engine so the hardware starts from a known state */
	out_be32(&priv->dmatx->control, XAXIDMA_CR_RESET_MASK);
	out_be32(&priv->dmarx->control, XAXIDMA_CR_RESET_MASK);

	/* At the initialization time, hardware should finish reset quickly */
	while (timeout--) {
		/* Check transmit/receive channel */
		/* Reset is done when the reset bit is low */
		if (!(in_be32(&priv->dmatx->control) |
				in_be32(&priv->dmarx->control))
						& XAXIDMA_CR_RESET_MASK) {
			break;
		}
	}
	if (!timeout)
		printf("%s: Timeout\n", __func__);
}

static int axiemac_init(struct eth_device *dev, bd_t * bis)
{
	struct axidma_priv *priv = dev->priv;
	struct axi_regs *regs = (struct axi_regs *)dev->iobase;
	u32 temp;

	debug("axiemac: Init started\n");
	/*
	 * Initialize AXIDMA engine. AXIDMA engine must be initialized before
	 * AxiEthernet. During AXIDMA engine initialization, AXIDMA hardware is
	 * reset, and since AXIDMA reset line is connected to AxiEthernet, this
	 * would ensure a reset of AxiEthernet.
	 */
	axi_dma_init(dev);

	/* Initialize AxiEthernet hardware. */
	if (axi_ethernet_init(dev))
		return -1;

	/* Disable all RX interrupts before RxBD space setup */
	temp = in_be32(&priv->dmarx->control);
	temp &= ~XAXIDMA_IRQ_ALL_MASK;
	out_be32(&priv->dmarx->control, temp);

	/* Start DMA RX channel. Now it's ready to receive data.*/
	out_be32(&priv->dmarx->current, (u32)&rx_bd);

	/* Setup the BD. */
	memset(&rx_bd, 0, sizeof(rx_bd));
	rx_bd.next = (u32)&rx_bd;
	rx_bd.phys = (u32)&rxframe;
	rx_bd.cntrl = sizeof(rxframe);
	/* Flush the last BD so DMA core could see the updates */
	flush_cache((u32)&rx_bd, sizeof(rx_bd));

	/* It is necessary to flush rxframe because if you don't do it
	 * then cache can contain uninitialized data */
	flush_cache((u32)&rxframe, sizeof(rxframe));

	/* Start the hardware */
	temp = in_be32(&priv->dmarx->control);
	temp |= XAXIDMA_CR_RUNSTOP_MASK;
	out_be32(&priv->dmarx->control, temp);

	/* Rx BD is ready - start */
	out_be32(&priv->dmarx->tail, (u32)&rx_bd);

	/* Enable TX */
	out_be32(&regs->tc, XAE_TC_TX_MASK);
	/* Enable RX */
	out_be32(&regs->rcw1, XAE_RCW1_RX_MASK);

	/* PHY setup */
	if (!setup_phy(dev)) {
		axiemac_halt(dev);
		return -1;
	}

	debug("axiemac: Init complete\n");
	return 0;
}

static int axiemac_send(struct eth_device *dev, void *ptr, int len)
{
	struct axidma_priv *priv = dev->priv;
	u32 timeout;

	if (len > PKTSIZE_ALIGN)
		len = PKTSIZE_ALIGN;

	/* Flush packet to main memory to be trasfered by DMA */
	flush_cache((u32)ptr, len);

	/* Setup Tx BD */
	memset(&tx_bd, 0, sizeof(tx_bd));
	/* At the end of the ring, link the last BD back to the top */
	tx_bd.next = (u32)&tx_bd;
	tx_bd.phys = (u32)ptr;
	/* Save len */
	tx_bd.cntrl = len | XAXIDMA_BD_CTRL_TXSOF_MASK |
						XAXIDMA_BD_CTRL_TXEOF_MASK;

	/* Flush the last BD so DMA core could see the updates */
	flush_cache((u32)&tx_bd, sizeof(tx_bd));

	if (in_be32(&priv->dmatx->status) & XAXIDMA_HALTED_MASK) {
		u32 temp;
		out_be32(&priv->dmatx->current, (u32)&tx_bd);
		/* Start the hardware */
		temp = in_be32(&priv->dmatx->control);
		temp |= XAXIDMA_CR_RUNSTOP_MASK;
		out_be32(&priv->dmatx->control, temp);
	}

	/* Start transfer */
	out_be32(&priv->dmatx->tail, (u32)&tx_bd);

	/* Wait for transmission to complete */
	debug("axiemac: Waiting for tx to be done\n");
	timeout = 200;
	while (timeout && (!in_be32(&priv->dmatx->status) &
			(XAXIDMA_IRQ_DELAY_MASK | XAXIDMA_IRQ_IOC_MASK))) {
		timeout--;
		udelay(1);
	}
	if (!timeout) {
		printf("%s: Timeout\n", __func__);
		return 1;
	}

	debug("axiemac: Sending complete\n");
	return 0;
}

static int isrxready(struct eth_device *dev)
{
	u32 status;
	struct axidma_priv *priv = dev->priv;

	/* Read pending interrupts */
	status = in_be32(&priv->dmarx->status);

	/* Acknowledge pending interrupts */
	out_be32(&priv->dmarx->status, status & XAXIDMA_IRQ_ALL_MASK);

	/*
	 * If Reception done interrupt is asserted, call RX call back function
	 * to handle the processed BDs and then raise the according flag.
	 */
	if ((status & (XAXIDMA_IRQ_DELAY_MASK | XAXIDMA_IRQ_IOC_MASK)))
		return 1;

	return 0;
}

static int axiemac_recv(struct eth_device *dev)
{
	u32 length;
	struct axidma_priv *priv = dev->priv;
	u32 temp;

	/* Wait for an incoming packet */
	if (!isrxready(dev))
		return 0;

	debug("axiemac: RX data ready\n");

	/* Disable IRQ for a moment till packet is handled */
	temp = in_be32(&priv->dmarx->control);
	temp &= ~XAXIDMA_IRQ_ALL_MASK;
	out_be32(&priv->dmarx->control, temp);

	length = rx_bd.app4 & 0xFFFF; /* max length mask */
#ifdef DEBUG
	print_buffer(&rxframe, &rxframe[0], 1, length, 16);
#endif
	/* Pass the received frame up for processing */
	if (length)
		NetReceive(rxframe, length);

#ifdef DEBUG
	/* It is useful to clear buffer to be sure that it is consistent */
	memset(rxframe, 0, sizeof(rxframe));
#endif
	/* Setup RxBD */
	/* Clear the whole buffer and setup it again - all flags are cleared */
	memset(&rx_bd, 0, sizeof(rx_bd));
	rx_bd.next = (u32)&rx_bd;
	rx_bd.phys = (u32)&rxframe;
	rx_bd.cntrl = sizeof(rxframe);

	/* Write bd to HW */
	flush_cache((u32)&rx_bd, sizeof(rx_bd));

	/* It is necessary to flush rxframe because if you don't do it
	 * then cache will contain previous packet */
	flush_cache((u32)&rxframe, sizeof(rxframe));

	/* Rx BD is ready - start again */
	out_be32(&priv->dmarx->tail, (u32)&rx_bd);

	debug("axiemac: RX completed, framelength = %d\n", length);

	return length;
}

static int axiemac_miiphy_read(const char *devname, uchar addr,
							uchar reg, ushort *val)
{
	struct eth_device *dev = eth_get_dev();
	u32 ret;

	ret = phyread(dev, addr, reg, val);
	debug("axiemac: Read MII 0x%x, 0x%x, 0x%x\n", addr, reg, *val);
	return ret;
}

static int axiemac_miiphy_write(const char *devname, uchar addr,
							uchar reg, ushort val)
{
	struct eth_device *dev = eth_get_dev();

	debug("axiemac: Write MII 0x%x, 0x%x, 0x%x\n", addr, reg, val);
	return phywrite(dev, addr, reg, val);
}

static int axiemac_bus_reset(struct mii_dev *bus)
{
	debug("axiemac: Bus reset\n");
	return 0;
}

int xilinx_axiemac_initialize(bd_t *bis, unsigned long base_addr,
							unsigned long dma_addr)
{
	struct eth_device *dev;
	struct axidma_priv *priv;

	dev = calloc(1, sizeof(struct eth_device));
	if (dev == NULL)
		return -1;

	dev->priv = calloc(1, sizeof(struct axidma_priv));
	if (dev->priv == NULL) {
		free(dev);
		return -1;
	}
	priv = dev->priv;

	sprintf(dev->name, "aximac.%lx", base_addr);

	dev->iobase = base_addr;
	priv->dmatx = (struct axidma_reg *)dma_addr;
	/* RX channel offset is 0x30 */
	priv->dmarx = (struct axidma_reg *)(dma_addr + 0x30);
	dev->init = axiemac_init;
	dev->halt = axiemac_halt;
	dev->send = axiemac_send;
	dev->recv = axiemac_recv;
	dev->write_hwaddr = axiemac_setup_mac;

#ifdef CONFIG_PHY_ADDR
	priv->phyaddr = CONFIG_PHY_ADDR;
#else
	priv->phyaddr = -1;
#endif

	eth_register(dev);

#if defined(CONFIG_MII) || defined(CONFIG_CMD_MII) || defined(CONFIG_PHYLIB)
	miiphy_register(dev->name, axiemac_miiphy_read, axiemac_miiphy_write);
	priv->bus = miiphy_get_dev_by_name(dev->name);
	priv->bus->reset = axiemac_bus_reset;
#endif
	return 1;
}
Commit	Line	Data
4f1ec4c1 MS	1	/*
	2	* Copyright (C) 2011 Michal Simek <monstr@monstr.eu>
	3	* Copyright (C) 2011 PetaLogix
	4	* Copyright (C) 2010 Xilinx, Inc. All rights reserved.
	5	*
1a459660	6	* SPDX-License-Identifier: GPL-2.0+
4f1ec4c1 MS	7	*/
	8
	9	#include <config.h>
	10	#include <common.h>
	11	#include <net.h>
	12	#include <malloc.h>
	13	#include <asm/io.h>
	14	#include <phy.h>
	15	#include <miiphy.h>
	16
	17	#if !defined(CONFIG_PHYLIB)
	18	# error AXI_ETHERNET requires PHYLIB
	19	#endif
	20
	21	/* Link setup */
	22	#define XAE_EMMC_LINKSPEED_MASK 0xC0000000 /* Link speed */
	23	#define XAE_EMMC_LINKSPD_10 0x00000000 /* Link Speed mask for 10 Mbit */
	24	#define XAE_EMMC_LINKSPD_100 0x40000000 /* Link Speed mask for 100 Mbit */
	25	#define XAE_EMMC_LINKSPD_1000 0x80000000 /* Link Speed mask for 1000 Mbit */
	26
	27	/* Interrupt Status/Enable/Mask Registers bit definitions */
	28	#define XAE_INT_RXRJECT_MASK 0x00000008 /* Rx frame rejected */
	29	#define XAE_INT_MGTRDY_MASK 0x00000080 /* MGT clock Lock */
	30
	31	/* Receive Configuration Word 1 (RCW1) Register bit definitions */
	32	#define XAE_RCW1_RX_MASK 0x10000000 /* Receiver enable */
	33
	34	/* Transmitter Configuration (TC) Register bit definitions */
	35	#define XAE_TC_TX_MASK 0x10000000 /* Transmitter enable */
	36
	37	#define XAE_UAW1_UNICASTADDR_MASK 0x0000FFFF
	38
	39	/* MDIO Management Configuration (MC) Register bit definitions */
	40	#define XAE_MDIO_MC_MDIOEN_MASK 0x00000040 /* MII management enable*/
	41
	42	/* MDIO Management Control Register (MCR) Register bit definitions */
	43	#define XAE_MDIO_MCR_PHYAD_MASK 0x1F000000 /* Phy Address Mask */
	44	#define XAE_MDIO_MCR_PHYAD_SHIFT 24 /* Phy Address Shift */
	45	#define XAE_MDIO_MCR_REGAD_MASK 0x001F0000 /* Reg Address Mask */
	46	#define XAE_MDIO_MCR_REGAD_SHIFT 16 /* Reg Address Shift */
	47	#define XAE_MDIO_MCR_OP_READ_MASK 0x00008000 /* Op Code Read Mask */
	48	#define XAE_MDIO_MCR_OP_WRITE_MASK 0x00004000 /* Op Code Write Mask */
	49	#define XAE_MDIO_MCR_INITIATE_MASK 0x00000800 /* Ready Mask */
	50	#define XAE_MDIO_MCR_READY_MASK 0x00000080 /* Ready Mask */
	51
	52	#define XAE_MDIO_DIV_DFT 29 /* Default MDIO clock divisor */
	53
	54	/* DMA macros */
	55	/* Bitmasks of XAXIDMA_CR_OFFSET register */
	56	#define XAXIDMA_CR_RUNSTOP_MASK 0x00000001 /* Start/stop DMA channel */
	57	#define XAXIDMA_CR_RESET_MASK 0x00000004 /* Reset DMA engine */
	58
	59	/* Bitmasks of XAXIDMA_SR_OFFSET register */
	60	#define XAXIDMA_HALTED_MASK 0x00000001 /* DMA channel halted */
	61
	62	/* Bitmask for interrupts */
	63	#define XAXIDMA_IRQ_IOC_MASK 0x00001000 /* Completion intr */
	64	#define XAXIDMA_IRQ_DELAY_MASK 0x00002000 /* Delay interrupt */
	65	#define XAXIDMA_IRQ_ALL_MASK 0x00007000 /* All interrupts */
	66
	67	/* Bitmasks of XAXIDMA_BD_CTRL_OFFSET register */
	68	#define XAXIDMA_BD_CTRL_TXSOF_MASK 0x08000000 /* First tx packet */
	69	#define XAXIDMA_BD_CTRL_TXEOF_MASK 0x04000000 /* Last tx packet */
	70
71	#define DMAALIGN 128
72
73	static u8 rxframe[PKTSIZE_ALIGN] __attribute((aligned(DMAALIGN)));
74
75	/* Reflect dma offsets */
76	struct axidma_reg {
77	u32 control; /* DMACR */
78	u32 status; /* DMASR */
79	u32 current; /* CURDESC */
80	u32 reserved;
81	u32 tail; /* TAILDESC */
82	};
83
84	/* Private driver structures */
85	struct axidma_priv {
86	struct axidma_reg *dmatx;
87	struct axidma_reg *dmarx;
88	int phyaddr;
89
90	struct phy_device *phydev;
91	struct mii_dev *bus;
92	};
93
94	/* BD descriptors */
95	struct axidma_bd {
96	u32 next; /* Next descriptor pointer */
97	u32 reserved1;
98	u32 phys; /* Buffer address */
99	u32 reserved2;
100	u32 reserved3;
101	u32 reserved4;
102	u32 cntrl; /* Control */
103	u32 status; /* Status */
104	u32 app0;
105	u32 app1; /* TX start << 16 \| insert */
106	u32 app2; /* TX csum seed */
107	u32 app3;
108	u32 app4;
109	u32 sw_id_offset;
110	u32 reserved5;
111	u32 reserved6;
112	};
113
114	/* Static BDs - driver uses only one BD */
115	static struct axidma_bd tx_bd __attribute((aligned(DMAALIGN)));
116	static struct axidma_bd rx_bd __attribute((aligned(DMAALIGN)));
117
118	struct axi_regs {
119	u32 reserved[3];
120	u32 is; /* 0xC: Interrupt status */
121	u32 reserved2;
122	u32 ie; /* 0x14: Interrupt enable */
123	u32 reserved3[251];
124	u32 rcw1; /* 0x404: Rx Configuration Word 1 */
125	u32 tc; /* 0x408: Tx Configuration */
126	u32 reserved4;
127	u32 emmc; /* 0x410: EMAC mode configuration */
128	u32 reserved5[59];
129	u32 mdio_mc; /* 0x500: MII Management Config */
130	u32 mdio_mcr; /* 0x504: MII Management Control */
131	u32 mdio_mwd; /* 0x508: MII Management Write Data */
132	u32 mdio_mrd; /* 0x50C: MII Management Read Data */
133	u32 reserved6[124];
134	u32 uaw0; /* 0x700: Unicast address word 0 */
135	u32 uaw1; /* 0x704: Unicast address word 1 */
136	};
137
138	/* Use MII register 1 (MII status register) to detect PHY */
139	#define PHY_DETECT_REG 1
140
141	/*
142	* Mask used to verify certain PHY features (or register contents)
143	* in the register above:
144	* 0x1000: 10Mbps full duplex support
145	* 0x0800: 10Mbps half duplex support
146	* 0x0008: Auto-negotiation support
147	*/
148	#define PHY_DETECT_MASK 0x1808
149
150	static inline int mdio_wait(struct eth_device *dev)
151	{
152	struct axi_regs regs = (struct axi_regs )dev->iobase;
153	u32 timeout = 200;
154
155	/* Wait till MDIO interface is ready to accept a new transaction. */
156	while (timeout && (!(in_be32(&regs->mdio_mcr)
157	& XAE_MDIO_MCR_READY_MASK))) {
158	timeout--;
159	udelay(1);
160	}
161	if (!timeout) {
162	printf("%s: Timeout\n", __func__);
163	return 1;
164	}
165	return 0;
166	}
167
168	static u32 phyread(struct eth_device *dev, u32 phyaddress, u32 registernum,
169	u16 *val)
170	{
171	struct axi_regs regs = (struct axi_regs )dev->iobase;
172	u32 mdioctrlreg = 0;
173
174	if (mdio_wait(dev))
175	return 1;
176
177	mdioctrlreg = ((phyaddress << XAE_MDIO_MCR_PHYAD_SHIFT) &
178	XAE_MDIO_MCR_PHYAD_MASK) \|
179	((registernum << XAE_MDIO_MCR_REGAD_SHIFT)
180	& XAE_MDIO_MCR_REGAD_MASK) \|
181	XAE_MDIO_MCR_INITIATE_MASK \|
182	XAE_MDIO_MCR_OP_READ_MASK;
183
184	out_be32(&regs->mdio_mcr, mdioctrlreg);
185
186	if (mdio_wait(dev))
187	return 1;
188
189	/* Read data */
190	*val = in_be32(&regs->mdio_mrd);
191	return 0;
192	}
193
194	static u32 phywrite(struct eth_device *dev, u32 phyaddress, u32 registernum,
195	u32 data)
196	{
197	struct axi_regs regs = (struct axi_regs )dev->iobase;
198	u32 mdioctrlreg = 0;
199
200	if (mdio_wait(dev))
201	return 1;
202
203	mdioctrlreg = ((phyaddress << XAE_MDIO_MCR_PHYAD_SHIFT) &
204	XAE_MDIO_MCR_PHYAD_MASK) \|
205	((registernum << XAE_MDIO_MCR_REGAD_SHIFT)
206	& XAE_MDIO_MCR_REGAD_MASK) \|
207	XAE_MDIO_MCR_INITIATE_MASK \|
208	XAE_MDIO_MCR_OP_WRITE_MASK;
209
210	/* Write data */
211	out_be32(&regs->mdio_mwd, data);
212
213	out_be32(&regs->mdio_mcr, mdioctrlreg);
214
215	if (mdio_wait(dev))
216	return 1;
217
218	return 0;
219	}
220
221	/* Setting axi emac and phy to proper setting */
222	static int setup_phy(struct eth_device *dev)
223	{
224	u16 phyreg;
225	u32 i, speed, emmc_reg, ret;
226	struct axidma_priv *priv = dev->priv;
227	struct axi_regs regs = (struct axi_regs )dev->iobase;
228	struct phy_device *phydev;
229
230	u32 supported = SUPPORTED_10baseT_Half \|
231	SUPPORTED_10baseT_Full \|
232	SUPPORTED_100baseT_Half \|
233	SUPPORTED_100baseT_Full \|
234	SUPPORTED_1000baseT_Half \|
235	SUPPORTED_1000baseT_Full;
236
237	if (priv->phyaddr == -1) {
238	/* Detect the PHY address */
239	for (i = 31; i >= 0; i--) {
240	ret = phyread(dev, i, PHY_DETECT_REG, &phyreg);
241	if (!ret && (phyreg != 0xFFFF) &&
242	((phyreg & PHY_DETECT_MASK) == PHY_DETECT_MASK)) {
243	/* Found a valid PHY address */
244	priv->phyaddr = i;
245	debug("axiemac: Found valid phy address, %x\n",
246	phyreg);
247	break;
248	}
249	}
250	}
251
252	/* Interface - look at tsec */
253	phydev = phy_connect(priv->bus, priv->phyaddr, dev, 0);
254
255	phydev->supported &= supported;
256	phydev->advertising = phydev->supported;
257	priv->phydev = phydev;
258	phy_config(phydev);
11af8d65 TT	259	if (phy_startup(phydev)) {
	260	printf("axiemac: could not initialize PHY %s\n",
	261	phydev->dev->name);
	262	return 0;
	263	}
4f1ec4c1 MS	264
	265	switch (phydev->speed) {
	266	case 1000:
	267	speed = XAE_EMMC_LINKSPD_1000;
	268	break;
	269	case 100:
	270	speed = XAE_EMMC_LINKSPD_100;
	271	break;
	272	case 10:
	273	speed = XAE_EMMC_LINKSPD_10;
	274	break;
	275	default:
	276	return 0;
	277	}
	278
	279	/* Setup the emac for the phy speed */
	280	emmc_reg = in_be32(&regs->emmc);
	281	emmc_reg &= ~XAE_EMMC_LINKSPEED_MASK;
	282	emmc_reg \|= speed;
	283
	284	/* Write new speed setting out to Axi Ethernet */
	285	out_be32(&regs->emmc, emmc_reg);
	286
	287	/*
	288	* Setting the operating speed of the MAC needs a delay. There
	289	* doesn't seem to be register to poll, so please consider this
	290	* during your application design.
	291	*/
	292	udelay(1);
	293
	294	return 1;
	295	}
	296
	297	/* STOP DMA transfers */
	298	static void axiemac_halt(struct eth_device *dev)
	299	{
	300	struct axidma_priv *priv = dev->priv;
	301	u32 temp;
	302
	303	/* Stop the hardware */
	304	temp = in_be32(&priv->dmatx->control);
	305	temp &= ~XAXIDMA_CR_RUNSTOP_MASK;
	306	out_be32(&priv->dmatx->control, temp);
	307
	308	temp = in_be32(&priv->dmarx->control);
	309	temp &= ~XAXIDMA_CR_RUNSTOP_MASK;
	310	out_be32(&priv->dmarx->control, temp);
	311
	312	debug("axiemac: Halted\n");
	313	}
	314
	315	static int axi_ethernet_init(struct eth_device *dev)
	316	{
	317	struct axi_regs regs = (struct axi_regs )dev->iobase;
	318	u32 timeout = 200;
	319
	320	/*
	321	* Check the status of the MgtRdy bit in the interrupt status
	322	* registers. This must be done to allow the MGT clock to become stable
	323	* for the Sgmii and 1000BaseX PHY interfaces. No other register reads
	324	* will be valid until this bit is valid.
	325	* The bit is always a 1 for all other PHY interfaces.
	326	*/
	327	while (timeout && (!(in_be32(&regs->is) & XAE_INT_MGTRDY_MASK))) {
328	timeout--;
329	udelay(1);
330	}
331	if (!timeout) {
332	printf("%s: Timeout\n", __func__);
333	return 1;
334	}
335
336	/* Stop the device and reset HW */
337	/* Disable interrupts */
338	out_be32(&regs->ie, 0);
339
340	/* Disable the receiver */
341	out_be32(&regs->rcw1, in_be32(&regs->rcw1) & ~XAE_RCW1_RX_MASK);
342
343	/*
344	* Stopping the receiver in mid-packet causes a dropped packet
345	* indication from HW. Clear it.
346	*/
347	/* Set the interrupt status register to clear the interrupt */
348	out_be32(&regs->is, XAE_INT_RXRJECT_MASK);
349
350	/* Setup HW */
351	/* Set default MDIO divisor */
352	out_be32(&regs->mdio_mc, XAE_MDIO_DIV_DFT \| XAE_MDIO_MC_MDIOEN_MASK);
353
354	debug("axiemac: InitHw done\n");
355	return 0;
356	}
357
358	static int axiemac_setup_mac(struct eth_device *dev)
359	{
360	struct axi_regs regs = (struct axi_regs )dev->iobase;
361
362	/* Set the MAC address */
363	int val = ((dev->enetaddr[3] << 24) \| (dev->enetaddr[2] << 16) \|
364	(dev->enetaddr[1] << 8) \| (dev->enetaddr[0]));
365	out_be32(&regs->uaw0, val);
366
367	val = (dev->enetaddr[5] << 8) \| dev->enetaddr[4] ;
368	val \|= in_be32(&regs->uaw1) & ~XAE_UAW1_UNICASTADDR_MASK;
369	out_be32(&regs->uaw1, val);
370	return 0;
371	}
372
373	/* Reset DMA engine */
374	static void axi_dma_init(struct eth_device *dev)
375	{
376	struct axidma_priv *priv = dev->priv;
377	u32 timeout = 500;
378
379	/* Reset the engine so the hardware starts from a known state */
380	out_be32(&priv->dmatx->control, XAXIDMA_CR_RESET_MASK);
381	out_be32(&priv->dmarx->control, XAXIDMA_CR_RESET_MASK);
382
383	/* At the initialization time, hardware should finish reset quickly */
384	while (timeout--) {
385	/* Check transmit/receive channel */
386	/* Reset is done when the reset bit is low */
387	if (!(in_be32(&priv->dmatx->control) \|
388	in_be32(&priv->dmarx->control))
389	& XAXIDMA_CR_RESET_MASK) {
390	break;
391	}
392	}
393	if (!timeout)
394	printf("%s: Timeout\n", __func__);
395	}
396
397	static int axiemac_init(struct eth_device dev, bd_t bis)
398	{
399	struct axidma_priv *priv = dev->priv;
400	struct axi_regs regs = (struct axi_regs )dev->iobase;
401	u32 temp;
402
403	debug("axiemac: Init started\n");
404	/*
405	* Initialize AXIDMA engine. AXIDMA engine must be initialized before
406	* AxiEthernet. During AXIDMA engine initialization, AXIDMA hardware is
407	* reset, and since AXIDMA reset line is connected to AxiEthernet, this
408	* would ensure a reset of AxiEthernet.
409	*/
410	axi_dma_init(dev);
411
412	/* Initialize AxiEthernet hardware. */
413	if (axi_ethernet_init(dev))
414	return -1;
415
416	/* Disable all RX interrupts before RxBD space setup */
417	temp = in_be32(&priv->dmarx->control);
418	temp &= ~XAXIDMA_IRQ_ALL_MASK;
419	out_be32(&priv->dmarx->control, temp);
420
421	/* Start DMA RX channel. Now it's ready to receive data.*/
422	out_be32(&priv->dmarx->current, (u32)&rx_bd);
423
424	/* Setup the BD. */
425	memset(&rx_bd, 0, sizeof(rx_bd));
426	rx_bd.next = (u32)&rx_bd;
427	rx_bd.phys = (u32)&rxframe;
428	rx_bd.cntrl = sizeof(rxframe);
429	/* Flush the last BD so DMA core could see the updates */
430	flush_cache((u32)&rx_bd, sizeof(rx_bd));
431
432	/* It is necessary to flush rxframe because if you don't do it
433	* then cache can contain uninitialized data */
434	flush_cache((u32)&rxframe, sizeof(rxframe));
435
436	/* Start the hardware */
437	temp = in_be32(&priv->dmarx->control);
438	temp \|= XAXIDMA_CR_RUNSTOP_MASK;
439	out_be32(&priv->dmarx->control, temp);
440
441	/* Rx BD is ready - start */
442	out_be32(&priv->dmarx->tail, (u32)&rx_bd);
443
444	/* Enable TX */
445	out_be32(&regs->tc, XAE_TC_TX_MASK);
446	/* Enable RX */
447	out_be32(&regs->rcw1, XAE_RCW1_RX_MASK);
448
449	/* PHY setup */
450	if (!setup_phy(dev)) {
451	axiemac_halt(dev);
452	return -1;
453	}
454
455	debug("axiemac: Init complete\n");
456	return 0;
457	}
458
8d094e5f	459	static int axiemac_send(struct eth_device dev, void ptr, int len)
4f1ec4c1 MS	460	{
	461	struct axidma_priv *priv = dev->priv;
	462	u32 timeout;
	463
	464	if (len > PKTSIZE_ALIGN)
	465	len = PKTSIZE_ALIGN;
	466
	467	/* Flush packet to main memory to be trasfered by DMA */
	468	flush_cache((u32)ptr, len);
	469
	470	/* Setup Tx BD */
	471	memset(&tx_bd, 0, sizeof(tx_bd));
	472	/* At the end of the ring, link the last BD back to the top */
	473	tx_bd.next = (u32)&tx_bd;
	474	tx_bd.phys = (u32)ptr;
	475	/* Save len */
	476	tx_bd.cntrl = len \| XAXIDMA_BD_CTRL_TXSOF_MASK \|
	477	XAXIDMA_BD_CTRL_TXEOF_MASK;
	478
	479	/* Flush the last BD so DMA core could see the updates */
	480	flush_cache((u32)&tx_bd, sizeof(tx_bd));
	481
	482	if (in_be32(&priv->dmatx->status) & XAXIDMA_HALTED_MASK) {
	483	u32 temp;
	484	out_be32(&priv->dmatx->current, (u32)&tx_bd);
	485	/* Start the hardware */
	486	temp = in_be32(&priv->dmatx->control);
	487	temp \|= XAXIDMA_CR_RUNSTOP_MASK;
	488	out_be32(&priv->dmatx->control, temp);
	489	}
	490
	491	/* Start transfer */
	492	out_be32(&priv->dmatx->tail, (u32)&tx_bd);
	493
	494	/* Wait for transmission to complete */
	495	debug("axiemac: Waiting for tx to be done\n");
	496	timeout = 200;
	497	while (timeout && (!in_be32(&priv->dmatx->status) &
	498	(XAXIDMA_IRQ_DELAY_MASK \| XAXIDMA_IRQ_IOC_MASK))) {
	499	timeout--;
	500	udelay(1);
	501	}
	502	if (!timeout) {
	503	printf("%s: Timeout\n", __func__);
	504	return 1;
	505	}
	506
	507	debug("axiemac: Sending complete\n");
	508	return 0;
	509	}
	510
	511	static int isrxready(struct eth_device *dev)
	512	{
	513	u32 status;
	514	struct axidma_priv *priv = dev->priv;
	515
	516	/* Read pending interrupts */
	517	status = in_be32(&priv->dmarx->status);
	518
	519	/* Acknowledge pending interrupts */
	520	out_be32(&priv->dmarx->status, status & XAXIDMA_IRQ_ALL_MASK);
	521
	522	/*
	523	* If Reception done interrupt is asserted, call RX call back function
524	* to handle the processed BDs and then raise the according flag.
525	*/
526	if ((status & (XAXIDMA_IRQ_DELAY_MASK \| XAXIDMA_IRQ_IOC_MASK)))
527	return 1;
528
529	return 0;
530	}
531
532	static int axiemac_recv(struct eth_device *dev)
533	{
534	u32 length;
535	struct axidma_priv *priv = dev->priv;
536	u32 temp;
537
538	/* Wait for an incoming packet */
539	if (!isrxready(dev))
540	return 0;
541
542	debug("axiemac: RX data ready\n");
543
544	/* Disable IRQ for a moment till packet is handled */
545	temp = in_be32(&priv->dmarx->control);
546	temp &= ~XAXIDMA_IRQ_ALL_MASK;
547	out_be32(&priv->dmarx->control, temp);
548
549	length = rx_bd.app4 & 0xFFFF; /* max length mask */
550	#ifdef DEBUG
551	print_buffer(&rxframe, &rxframe[0], 1, length, 16);
552	#endif
553	/* Pass the received frame up for processing */
554	if (length)
555	NetReceive(rxframe, length);
556
557	#ifdef DEBUG
558	/* It is useful to clear buffer to be sure that it is consistent */
559	memset(rxframe, 0, sizeof(rxframe));
560	#endif
561	/* Setup RxBD */
562	/* Clear the whole buffer and setup it again - all flags are cleared */
563	memset(&rx_bd, 0, sizeof(rx_bd));
564	rx_bd.next = (u32)&rx_bd;
565	rx_bd.phys = (u32)&rxframe;
566	rx_bd.cntrl = sizeof(rxframe);
567
568	/* Write bd to HW */
569	flush_cache((u32)&rx_bd, sizeof(rx_bd));
570
571	/* It is necessary to flush rxframe because if you don't do it
572	* then cache will contain previous packet */
573	flush_cache((u32)&rxframe, sizeof(rxframe));
574
575	/* Rx BD is ready - start again */
576	out_be32(&priv->dmarx->tail, (u32)&rx_bd);
577
578	debug("axiemac: RX completed, framelength = %d\n", length);
579
580	return length;
581	}
582
583	static int axiemac_miiphy_read(const char *devname, uchar addr,
584	uchar reg, ushort *val)
585	{
586	struct eth_device *dev = eth_get_dev();
587	u32 ret;
588
589	ret = phyread(dev, addr, reg, val);
590	debug("axiemac: Read MII 0x%x, 0x%x, 0x%x\n", addr, reg, *val);
591	return ret;
592	}
593
594	static int axiemac_miiphy_write(const char *devname, uchar addr,
595	uchar reg, ushort val)
596	{
597	struct eth_device *dev = eth_get_dev();
598
599	debug("axiemac: Write MII 0x%x, 0x%x, 0x%x\n", addr, reg, val);
600	return phywrite(dev, addr, reg, val);
601	}
602
603	static int axiemac_bus_reset(struct mii_dev *bus)
604	{
605	debug("axiemac: Bus reset\n");
606	return 0;
607	}
608
609	int xilinx_axiemac_initialize(bd_t *bis, unsigned long base_addr,
610	unsigned long dma_addr)
611	{
612	struct eth_device *dev;
613	struct axidma_priv *priv;
614
615	dev = calloc(1, sizeof(struct eth_device));
616	if (dev == NULL)
617	return -1;
618
619	dev->priv = calloc(1, sizeof(struct axidma_priv));
620	if (dev->priv == NULL) {
621	free(dev);
622	return -1;
623	}
624	priv = dev->priv;
625
626	sprintf(dev->name, "aximac.%lx", base_addr);
627
628	dev->iobase = base_addr;
629	priv->dmatx = (struct axidma_reg *)dma_addr;
630	/* RX channel offset is 0x30 */
631	priv->dmarx = (struct axidma_reg *)(dma_addr + 0x30);
632	dev->init = axiemac_init;
633	dev->halt = axiemac_halt;
634	dev->send = axiemac_send;
635	dev->recv = axiemac_recv;
636	dev->write_hwaddr = axiemac_setup_mac;
637
638	#ifdef CONFIG_PHY_ADDR
639	priv->phyaddr = CONFIG_PHY_ADDR;
640	#else
641	priv->phyaddr = -1;
642	#endif
643
644	eth_register(dev);
645
646	#if defined(CONFIG_MII) \|\| defined(CONFIG_CMD_MII) \|\| defined(CONFIG_PHYLIB)
647	miiphy_register(dev->name, axiemac_miiphy_read, axiemac_miiphy_write);
648	priv->bus = miiphy_get_dev_by_name(dev->name);
649	priv->bus->reset = axiemac_bus_reset;
650	#endif
651	return 1;
652	}