]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
* pe-dll.c (make_one): Make text section readonly.
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
4e4e1355
TS
12010-03-15 Thomas Schwinge <thomas@codesourcery.com>
2
d905c788
TS
3 * dw2gencfi.c (output_cie): Consider emitting the S augmentation in all
4 cases, and not only for .eh_frame.
5
4e4e1355
TS
6 * dw2gencfi.c (output_cie): Make it more explicit which code paths
7 belong to .eh_frame only.
8
dc86b458
SB
92010-03-13 Segher Boessenkool <segher@kernel.crashing.org>
10
11 * config/tc-v850.c (v850_insert_operand): Handle out-of-range
12 assembler constants on 64-bit hosts.
13
ee9e7c78
MF
142010-03-10 Mike Frysinger <michael.frysinger@analog.com>
15
16 * bfin-defs.h, bfin-lex.l, bfin-parse.y, tc-bfin.c, tc-bfin.h:
17 Strip trailing whitespace.
18
a23c851a
MF
192010-03-10 Mike Frysinger <michael.frysinger@analog.com>
20
21 * doc/c-bfin.texi (-mcpu): Add bf504 and bf506.
22 * config/tc-bfin.c (bfin_cpu_type): Add BFIN_CPU_BF504 and
23 BFIN_CPU_BF506.
24 (bfin_cpus[]): Add 0.0 for bf504 and bf506.
25
9982501a
JZ
262010-03-10 Jie Zhang <jie@codesourcery.com>
27
28 * doc/as.texinfo: Add Blackfin options.
29 * doc/c-bfin.texi: Document -mfdpic, -mno-fdpic and -mnopic.
30 * config/tc-bfin.c (md_show_usage): Show usage for all
31 Blackfin specific options.
32
4199fe12
AM
332010-03-09 Alan Modra <amodra@gmail.com>
34
35 PR gas/11356
36 * listing.c (listing_newline): Correct backslash quote logic.
37
40cf28aa
RO
382010-03-08 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
39
40 * config/tc-i386.h [TE_SOLARIS] (ELF_TARGET_FORMAT): Define.
41 (ELF_TARGET_FORMAT64): Define.
42
26b6f191
PB
432010-03-05 Paul Brook <paul@codesourcery.com>
44
45 * config/tc-arm.c (arm_cpu_option_table): Add cortex-m4.
46
772657e9
AS
472010-03-02 Andrew Stubbs <ams@codesourcery.com>
48
49 * config/tc-sh.c (get_specific): Move overflow checking code to avoid
50 reading uninitialized data.
51
bd56defd
TG
522010-03-01 Tristan Gingold <gingold@adacore.com>
53
54 * config/tc-score7.c (s7_frag_check): Add ATTRIBUTE_UNUSED.
55
743d7f19
DE
562010-02-26 Doug Evans <dje@sebabeach.org>
57
58 * configure.tgt: Fix mep cpu case.
59
f8a8e9d6
JZ
602010-02-26 Jie Zhang <jie@codesourcery.com>
61
62 * config/tc-arm.c (do_t_strexd): Remove
63 operand[1] != operand[2] contraint.
64
3fde54a2
JZ
652010-02-26 Jie Zhang <jie@codesourcery.com>
66
67 * config/tc-arm.c (neon_select_shape): No need to match
68 the remaining operands in the shape when one operand does
69 not match.
70
e23c0ad8
JZ
712010-02-26 Jie Zhang <jie@codesourcery.com>
72
73 * config/tc-arm.c (do_neon_ld_st_interleave): Reject bad
74 alignment.
75
fae0b242
DE
762010-02-25 Doug Evans <dje@sebabeach.org>
77
78 * cgen.c: Whitespace fixes.
79 (weak_operand_overflow_check): Formatting fix.
80
a6c56050
L
812010-02-25 H.J. Lu <hongjiu.lu@intel.com>
82
83 * config/tc-i386.c (match_template): Update error messages.
84
891edac4
L
852010-02-25 H.J. Lu <hongjiu.lu@intel.com>
86
87 * config/tc-i386.c (_i386_insn): Add err_msg.
88 (operand_size_match): Set err_msg on failure.
89 (operand_type_match): Likewise.
90 (operand_type_register_match): Likewise.
91 (VEX_check_operands): Likewise.
92 (match_template): Likewise. Use i.err_msg with as_bad.
93
c67a084a
NC
942010-02-25 Wu Zhangjin <wuzhangjin@gmail.com>
95
96 * config/tc-mips.c (mips_fix_loongson2f, mips_fix_loongson2f_nop,
97 mips_fix_loongson2f_jump): New variables.
98 (md_longopts): Add New options -mfix-loongson2f-nop/jump,
99 -mno-fix-loongson2f-nop/jump.
100 (md_parse_option): Initialize variables via above options.
101 (options): New enums for the above options.
102 (md_begin): Initialize nop_insn from LOONGSON2F_NOP_INSN.
103 (fix_loongson2f, fix_loongson2f_nop, fix_loongson2f_jump):
104 New functions.
105 (append_insn): call fix_loongson2f().
106 (mips_handle_align): Replace the implicit nops.
107 * config/tc-mips.h (MAX_MEM_FOR_RS_ALIGN_CODE): Modified
108 for the new mips_handle_align().
109 * doc/c-mips.texi: Document the new options.
110
56adecf4
DG
1112010-02-23 Daniel Gutson <dgutson@codesourcery.com>
112
113 * config/tc-arm.c (do_rd_rm_rn): Added warning
114 for obsolete insns.
115
17e57237
NC
1162010-02-23 Andrew Zabolotny <anpaza@mail.ru>
117
118 PR binutils/11297
119 * config/tc-avr.c (md_apply_fix): Handle BFD_RELOC_8.
120 (avr_cons_fix_new): Handle fixups of a single byte.
121
8a59fff3
MGD
1222010-02-22 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
123
124 PR 9861
125 * config/tc-arm.c (CPU_DEFAULT): Do not define based upon build
126 compiler's predefines.
127
487565fe
AM
1282010-02-19 Alan Modra <amodra@gmail.com>
129
130 * configure.tgt: Whiltespace. Sort moxie entry.
131
cd21e546
MGD
1322010-02-18 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
133
134 * config/tc-arm.c (arm_convert_symbolic_attribute): Add Tag_DIV_use.
135 * doc/c-arm.texi: Likewise.
136
77551a33
DG
1372010-02-12 Daniel Gutson <dgutson@codesourcery.com>
138
139 * config/tc-arm.c (asm_opcode): operands type
140 change.
141 (BAD_PC_ADDRESSING): New macro message.
142 (BAD_PC_WRITEBACK): Likewise.
143 (MIX_ARM_THUMB_OPERANDS): New macro.
144 (operand_parse_code): Added enum values.
145 (parse_operands): Added thumb/arm distinction,
146 plus new enum values handling.
147 (encode_arm_addr_mode_2): Validations enhanced.
148 (encode_arm_addr_mode_3): Likewise.
149 (do_rm_rd_rn): Likewise.
150 (encode_thumb32_addr_mode): Likewise.
151 (do_t_ldrex): Likewise.
152 (do_t_ldst): Likewise.
153 (do_t_strex): Likewise.
154 (md_assemble): Call parse_operands with
155 a new parameter.
156 (OPS_1): New macro.
157 (OPS_2): Likewise.
158 (OPS_3): Likewise.
159 (OPS_4): Likewise.
160 (OPS_5): Likewise.
161 (OPS_6): Likewise.
162 (insns): Updated insns operands.
163
9d0e8497
TG
1642010-02-12 Tristan Gingold <gingold@adacore.com>
165 Douglas B Rupp <rupp@gnat.com>
166
167 * config/tc-ia64.c (enum reloc_func): Add FUNC_SLOTCOUNT_RELOC.
168 (DUMMY_RELOC_IA64_SLOTCOUNT): Added.
169 (pseudo_func): Add an entry for slotcount.
170 (md_begin): Initialize slotcount pseudo symbol.
171 (ia64_parse_name): Handle @slotcount parameter.
172 (ia64_gen_real_reloc_type): Handle slotcount.
173 (md_apply_fix): Ditto.
174 * doc/c-ia64.texi (IA-64-Relocs): Document @slotcount.
175
6fa78d94
SA
1762010-02-11 Sterling Augustine <sterling@jaw.hq.tensilica.com>
177
178 * config/tc-xtensa.c (istack_init): Don't call memset.
179
a89c407e
SA
1802010-02-11 Sterling Augustine <sterling@tensilica.com>
181
182 * config/tc-xtensa.c (cache_literal_section): Handle prefixes as
183 well as suffixes.
184
6fa78d94 1852010-02-11 Sterling Augustine <sterling@tensilica.com>
a89c407e
SA
186
187 * config/tc-xtensa.c (xtensa_find_unaligned_loops): Rewrite.
188
24981e7b
L
1892010-02-11 H.J. Lu <hongjiu.lu@intel.com>
190
191 * config/tc-i386.c (build_modrm_byte): Reformat.
192
c75ef631
L
1932010-02-11 H.J. Lu <hongjiu.lu@intel.com>
194
195 * config/tc-i386.c: Update copyright.
196
a683cc34
SP
1972010-02-10 Quentin Neill <quentin.neill@amd.com>
198 Sebastian Pop <sebastian.pop@amd.com>
199
200 * config/tc-i386.c (vec_imm4) New operand type.
201 (fits_in_imm4): New.
202 (VEX_check_operands): New.
203 (check_reverse): Call VEX_check_operands.
204 (build_modrm_byte): Reintroduce code for 5
205 operand insns. Fix whitespace.
206
cdc51b07
RS
2072010-02-10 Richard Sandiford <r.sandiford@uk.ibm.com>
208
209 * config/tc-ppc.c (md_show_usage): Add -mpwr4, -mpwr5, -mpwr5x,
210 -mpwr6 and -mpwr7.
211
3a1e9c4a
SA
2122010-02-09 Sterling Augustine <sterling@tensilica.com>
213
214 * config/tc-xtensa.c (RELAXED_LOOP_INSN_BYTES): New.
215 (next_frag_pre_opcode_bytes): Use RELAXED_LOOP_INSN_BYTES.
216 (xtensa_mark_zcl_first_insns): Rewrite to handle corner case.
217
486499d0
CL
2182010-02-08 Christophe Lyon <christophe.lyon@st.com>
219
220 * config/tc-arm.c (md_pcrel_from_section): Keep base to zero for
221 non-local branches (BFD_RELOC_THUMB_PCREL_BRANCH23,
222 BFD_RELOC_THUMB_PCREL_BLX, BFD_RELOC_ARM_PCREL_BLX,
223 BFD_RELOC_ARM_PCREL_CALL)
224
19ef5f3d
SA
2252010-02-08 Sterling Augustine <sterling@tensilica.com>
226
227 * config/tc-xtensa.c (frag_format_size): Generalize logic to
228 handle more instruction sizes and fetch widths.
229 (branch_align_power): Likewise.
230 (text_align_power): Likewise.
231 (bytes_to_stretch): Likewise.
232
ce3d2015
AM
2332010-02-08 Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
234
235 * config/tc-ppc.c (md_show_usage): Mention -mtitan. Don't use tabs.
236 (ppc_mach): Handle titan.
237 * doc/c-ppc.texi: Mention -mtitan.
238
19ef5f3d
SA
2392010-02-05 Sterling Augustine <sterling@tensilica.com>
240
241 * config/tc-xtensa.c (UNREACHABLE_MAX_WIDTH): Delete and
242 replace with...
243 (xtensa_fetch_width) ...this.
244
1e4cb857
JM
2452010-02-05 Joseph Myers <joseph@codesourcery.com>
246
247 * Makefile.am (CPU_TYPES, OBJ_FORMATS, CPU_OBJ_VALID,
248 MULTI_CPU_TYPES, MULTI_CPU_OBJ_VALID): Remove.
249 * Makefile.in: Regenerate.
250
68339fdf
SP
2512010-02-03 Quentin Neill <quentin.neill@amd.com>
252
253 * config/tc-i386.c (cpu_arch): Change amdfam15 to bdver1.
254 (i386_align_code): Rename PROCESSOR_AMDFAM15 to PROCESSOR_BDVER1.
255 * config/tc-i386.h (processor_type): Same.
256 * doc/c-i386.texi: Change amdfam15 to bdver1.
257
99b253c5
NC
2582010-01-29 Nick Clifton <nickc@redhat.com>
259
260 PR 11136
261 * config/tc-arm.c (neon_check_type): Handle a neon_shape value of
262 NS_NULL.
263
31907d5e
DK
2642010-01-27 Dave Korn <dave.korn.cygwin@gmail.com>
265
266 * NEWS: Mention new feature.
267 * config/obj-coff.c (obj_coff_section): Accept digits and use
268 to override default section alignment power if specified.
269 * doc/as.texinfo (.section directive): Update documentation.
270
539f890d
L
2712010-01-27 H.J. Lu <hongjiu.lu@intel.com>
272
273 * config/tc-i386.c (avxscalar): New.
274 (OPTION_MAVXSCALAR): Likewise.
275 (build_vex_prefix): Select vector_length for scalar instructions
276 based on avxscalar.
277 (md_longopts): Add OPTION_MAVXSCALAR.
278 (md_parse_option): Handle OPTION_MAVXSCALAR.
279 (md_show_usage): Add -mavxscalar=.
280
281 * doc/c-i386.texi: Document -mavxscalar=.
282
80de6e00
L
2832010-01-24 H.J. Lu <hongjiu.lu@intel.com>
284
285 * config/tc-i386.c (build_vex_prefix): Set i.vex.bytes[0] to
286 0xc4 individually.
287
c865e45b
RS
2882010-01-23 Richard Sandiford <r.sandiford@uk.ibm.com>
289
290 * write.h (fix_at_start): Declare.
291 * write.c (fix_new_internal): Add at_beginning parameter.
292 Use it instead of REVERSE_SORT_RELOCS. Fix the handling of
293 seg_fix_tailP for the at_beginning/REVERSE_SORT_RELOCS case.
294 (fix_new, fix_new_exp): Update accordingly.
295 (fix_at_start): New function.
296 * config/tc-ppc.c (md_pseudo_table): Add .ref to the OBJ_XCOFF section.
297 (ppc_ref): New function, for OBJ_XCOFF.
298 (md_apply_fix): Handle BFD_RELOC_NONE for OBJ_XCOFF.
299 * config/te-i386aix.h (REVERSE_SORT_RELOCS): Remove #undef.
300
53e5c8fe
RO
3012010-01-21 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
302
303 * config/te-solaris.h (DWARF2_EH_FRAME_READ_ONLY): Make read-only
304 on 64-bit Solaris/x86.
305 Include obj-format.h earlier.
306
55786da2 3072010-01-21 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
99b253c5 308
55786da2
AK
309 * config/tc-s390.c (s390_elf_final_processing): New function.
310 * config/tc-s390.h (elf_tc_final_processing): New macro definition.
311 (s390_elf_final_processing): Added prototype.
312
313
760f3a89
NC
3142010-01-20 Nick Clifton <nickc@redhat.com>
315
316 PR 11109
317 * config/tc-arm.c (do_neon_cvt): Rename to do_neon_cvt_1. Add
318 code to handle round-to-zero for VCVT conversions.
319 (do_neon_cvt): New. Call do_neon_cvt_1.
320 (do_neon_cvtr): New. Call do_neon_cvt_1.
321 (insns): Use do_neon_cvt for VCVT insn and do_neon_cvtr for VCVTR
322 insn.
323
37a1f277
TG
3242010-01-18 Tristan Gingold <gingold@adacore.com>
325
326 * config/tc-ia64.c (ia64_vms_note): Generate 24 bytes note headers.
760f3a89 327
a6461c02
SP
3282010-01-15 Sebastian Pop <sebastian.pop@amd.com>
329
330 * config/tc-i386.c (md_assemble): Before accessing the IMM field
331 check that it's not an XOP insn.
332
62fb9fe1
JZ
3332010-01-14 Jie Zhang <jie.zhang@analog.com>
334
335 * config/bfin-aux.h: Remove argument names in function
336 declarations.
337 * config/bfin-lex.l (parse_int): Fix shadowed variable name
338 warning.
339 * config/bfin-parse.y (value_match): Remove argument names
340 in declaration.
341 (notethat): Likewise.
342 (yyerror): Likewise.
343
afa62d5e
DJ
3442010-01-13 Daniel Jacobowitz <dan@codesourcery.com>
345
346 * config/tc-arm.c (do_t_nop): Correct check for Thumb-2 NOP.
347
52b010e4
NC
3482010-01-13 Nick Clifton <nickc@redhat.com>
349
350 * config/tc-h8300.c (h8300_elf_section): New function - issue a
351 warning message if a new section is created without setting any
352 attributes for it.
353 (md_pseudo_table): Intercept section creation pseudos.
354 (md_pcrel_from): Replace abort with an error message.
355 * config/obj-elf.c (obj_elf_section_name): Export this function.
356 * config/obj-elf.h (obj_elf_section_name): Prototype.
357
cc761f75
AM
3582010-01-12 Alan Modra <amodra@gmail.com>
359
360 PR 11122
361 * listing.c (print_source): Add one to line number.
362
3725885a
RW
3632010-01-09 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
364
365 * Makefile.in: Regenerate.
366 * configure: Regenerate.
367 * doc/Makefile.in: Regenerate.
368
5256a5b0
L
3692010-01-08 H.J. Lu <hongjiu.lu@intel.com>
370
371 * version.c (parse_args): Change to "Copyright 2010".
372
69dd9865
SP
3732010-01-06 Quentin Neill <quentin.neill@amd.com>
374
375 * config/tc-i386.c (cpu_arch): Add amdfam15.
376 (i386_align_code): Add PROCESSOR_AMDFAM15 cases.
377 * config/tc-i386.h (processor_type): Add PROCESSOR_AMDFAM15.
378 * doc/c-i386.texi: Add amdfam15.
379
4316f0d2
DG
3802010-01-04 Daniel Gutson <dgutson@codesourcery.com>
381
382 * config/tc-arm.c (do_neon_logic): Accept imm value
383 in the third operand too.
384 (operand_parse_code): OP_RNDQ_IMVNb renamed to
385 OP_RNDQ_Ibig.
386 (parse_operands): OP_NILO case removed, applied renaming.
387 (insns): Neon shape changed for some logic instructions.
388
b1a769ed
DG
3892010-01-04 Daniel Gutson <dgutson@codesourcery.com>
390
391 * config/tc-arm.c (do_neon_ldx_stx): Added
392 validation for vector load/store insns.
393
0dc93057
AM
3942010-01-04 Edmar Wienskoski <edmar@freescale.com>
395
396 * config/tc-ppc.c (md_show_usage): Document -me500mc64.
397
88714cb8
DG
3982010-01-03 Daniel Gutson <dgutson@codesourcery.com>
399
400 * config/tc-arm.c (struct arm_it): New flag 'is_neon'.
401 (NEON_ENC_*): Macros renamed to _NEON_ENC_*.
402 (NEON_ENCODE): New macro.
403 (check_neon_suffixes): New macro.
404 (do_vfp_cond_or_thumb): Set the 'is_neon' flag.
405 (do_vfp_nsyn_opcode): Likewise.
406 (do_vfp_nsyn_nmul): Use the new 'NEON_ENCODE' macro.
407 (do_vfp_nsyn_cmp): Likewise.
408 (do_neon_shl_imm): Likewise.
409 (do_neon_qshl_imm): Likewise.
410 (neon_dyadic_misc): Likewise.
411 (do_neon_mac_maybe_scalar): Likewise.
412 (do_neon_qdmulh): Likewise.
413 (do_neon_qmovn): Likewise.
414 (do_neon_qmovun): Likewise.
415 (do_neon_movn): Likewise.
416 (neon_mac_reg_scalar_long): Likewise.
417 (do_neon_vmull): Likewise.
418 (do_neon_trn): Likewise.
419 (do_neon_ldx_stx): Likewise.
420 (neon_dp_fixup): Changed signature and set the flag.
421 (neon_three_same): Call the above with new signature.
422 (neon_two_same): Likewise.
423 (neon_imm_shift): Likewise.
424 (neon_mul_mac): Likewise.
425 (do_neon_abs_neg): Likewise.
426 (neon_mixed_length): Likewise.
427 (do_neon_ext): Likewise.
428 (do_neon_mov): Likewise.
429 (do_neon_tbl_tbx): Likewise.
430 (do_neon_logic): Likewise, and use the new 'NEON_ENCODE' macro.
431 (neon_compare): Likewise.
432 (do_neon_shll): Likewise.
433 (do_neon_cvt): Likewise.
434 (do_neon_mvn): Likewise.
435 (do_neon_dup): Likewise.
0dc93057 436 (md_assemble): Call check_neon_suffixes ().
99f1a7a7 437
43ecc30f 438For older changes see ChangeLog-2009
08d56133
NC
439\f
440Local Variables:
441mode: change-log
442left-margin: 8
443fill-column: 74
444version-control: never
445End: