]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
* config/tc-ppc.c (md_show_usage): Remove -l and -b. Add -K PIC.
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
b8b738ac
AM
12011-02-10 Alan Modra <amodra@gmail.com>
2
3 * config/tc-ppc.c (md_show_usage): Remove -l and -b. Add -K PIC.
4 * doc/as.texinfo: Refer to and include c-ppc.texi for PowerPC options.
5 (Overview <Target PowerPC options>): Add a number of missing options.
6 * doc/c-ppc.texi: Likewise. Add markup for use in manpage generation.
7
2dde1948
L
82011-02-08 H.J. Lu <hongjiu.lu@intel.com>
9
10 PR gas/6957
11 * config/tc-i386.c (i386_align_code): Use f32_patt when tuning
12 for i686.
13
a586129e
L
142011-02-08 H.J. Lu <hongjiu.lu@intel.com>
15
16 * config/tc-i386.c (set_cpu_arch): Also update cpu_arch_isa_flags
17 for ISA extensions.
18 (md_parse_option): Likewise.
19
98d23bef
BS
202011-02-04 Bernd Schmidt <bernds@codesourcery.com>
21
22 * doc/as.texinfo (Target TIC6X options): Don't mention "-matomic".
23 * doc/c-tic6x.texi (TIC6X Directives): Don't mention ".atomic".
24 (TIC6X Options): Don't mention "-matomic".
25 * config/tc-tic6x.c (OPTION_MATOMIC, OPTION_MNO_ATOMIC): Delete.
26 (md_longopts): Remove corresponding entries.
27 (md_parse_option): Don't handle them.
28 (md_show_usage): Don't document them.
29 (tic6x_atomic): Delete variable.
30 (tic6x_update_features): Always copy tic6x_arch_enable to
31 tic6x_features.
32 (tic6x_arch_enable): Remove references to TIC6X_INSN_ATOMIC.
33 (s_tic6x_atomic, s_tic6x_noatomic): Remove functions.
34 (md_pseudo_table): Remove ".atomic" and ".noatomic".
35
a22429b9
NC
362011-01-31 Nick Clifton <nickc@redhat.com>
37
38 * write.c (write_contents): Include output file name and bfd error
39 value when reporting the inability to write to the output file.
40 * config/tc-rx.c (rx_handle_align): Do not insert NOPs into align
41 frag that has a non-zero fill value.
42
eb6fae19
DD
432011-01-27 DJ Delorie <dj@redhat.com>
44
45 * config/tc-rx.c (md_convert_frag): If we can't compute the target
46 address, zero out the values stored in the object file to make
47 objdump's output consistent.
48
ca19b261
KT
492011-01-26 Kai Tietz <kai.tietz@onevision.com>
50
51 * config/tc-i386.c (md_begin): Set for x64 windows COFF target
52 x86_dwarf2_return_column to 32.
53
b37a4e79
NC
542011-01-20 Nick Clifton <nickc@redhat.com>
55
56 PR gas/12384
57 * config/tc-h8300.c (constant_fits_width_p): Use correct type for
58 comparison.
59
6ac88ef3
L
602011-01-18 H.J. Lu <hongjiu.lu@intel.com>
61
62 * write.c (compress_debug): Return if section size is smaller
63 than 32 bytes.
64
24a2d04d
L
652011-01-18 H.J. Lu <hongjiu.lu@intel.com>
66
67 PR gas/12409
68 * write.c (compress_debug): Return if section size is 0.
69
4a58c4bd
NC
702011-01-18 Mingfeng Wu <mingfeng@faraday-tech.com>
71
72 * config/tc-arm.c (arm_cpus): Add Faraday ARMv5TE compatible
73 cores: fa606te, fa616te, fmp626. Modify the VFP of fa626te.
74 * doc/c-arm.texi (ARM Options): Add -mcpu={fa606te, fa616te,
75 fmp626} options.
76
7c31ae13
NC
772011-01-18 Nick Clifton <nickc@redhat.com>
78
79 PR gas/12390
80 * doc/all.texi: Add NS32K
81 * doc/as.texinfo: Remove target specific details of which
82 characters act as comment initiators and statement separators into
83 individual target specific files.
84 * doc/c-alpha.texi (Alpha-Chars): Document special behaviour of
85 the hash character at the start of a line.
86 * doc/c-arm.texi (ARM-Chars): Likewise.
87 * doc/c-avr.texi (AVR-Chars): Likewise.
88 * doc/c-d10v.texi (D10V-Chars): Likewise.
89 * doc/c-d30v.texi (D30V-Chars): Likewise.
90 * doc/c-mmix.texi (MMIX-Chars): Likewise.
91 * doc/c-s390.texi (s390 characters): Likewise.
92 * doc/c-sh.texi (SH-Chars): Likewise.
93 * doc/c-sh64.texi (SH64-Chars): Likewise.
94 * doc/c-sparc.texi (SPARC-Chars): Likewise.
95 * doc/c-tic6x.texi (TIC6X Syntax): Likewise.
96 * doc/c-xtensa.texi (Xtensa Syntax): Likewise.
97 * doc/c-z80.texi (Z80-Chars): Likewise.
98 * doc/c-z8k.texi (Z8000-Chars): Likewise.
99 * doc/c-pdp11.texi (PDP11-Syntax): Document line separator character.
100 * doc/c-arc.texi (ARC-Chars): Fill in this subsection.
101 * doc/c-bfin.texi (Blackfin Syntax): Document line comment and
102 line separator characters.
103 * doc/c-cr16.texi (CR16 Syntax): Likewise.
104 * doc/c-i386.texi (i386-Chars): Likewise.
105 * doc/c-i860.texi (i860-Chars): Likewise.
106 * doc/c-i960.texi (i960-Chars): Likewise.
107 * doc/c-ip2k.texi (IP2K-Chars): Likewise.
108 * doc/c-lm32.texi (LM32-Chars): likewise.
109 * doc/c-m32c.texi (M32C-Chars): Likewise.
110 * doc/c-m68hc11.texi (M68HC11-syntax): Likewise.
111 * doc/c-m68k.texi (M68K-Chars): Likewise.
112 * doc/c-microblaze.texi (MicroBlaze-Chars): Likewise.
113 * doc/c-msp430.texi (MSP430-Chars): Likewise.
114 * doc/c-mt.texi (MT-Chars): Likewise.
115 * doc/c-ns32k.texi (NS32K-Chars): Likewise.
116 * doc/c-pj.texi (PJ-Chars): Likewise.
117 * doc/c-ppc.texi (PowerPC-Chars): Likewise.
118 * doc/c-rx.texi (RX-Chars): Likewise.
119 * doc/c-score.texi (SCORE-Chars): Likewise.
120 * doc/c-tic54x.texi (TIC54X-Chars): Likewise.
121 * doc/c-v850.texi (V850-Chars): Likewise.
122 * doc/c-vax.texi (VAX-Chars): Likewise.
123 * doc/c-xc16x.texi (xc16x-Chars): Likewise.
124
2a2a0f38
QN
1252011-01-17 Quentin Neill <quentin.neill@amd.com>
126
127 * config/tc-i386.c (cpu_arch): Add CPU_TBM_FLAGS.
128
129 * doc/c-i386.texi (i386-TBM): New section.
130
862be3fb
L
1312011-01-16 H.J. Lu <hongjiu.lu@intel.com>
132
133 * config/tc-i386.c (disallow_64bit_disp): Renamed to ...
134 (disallow_64bit_reloc): This.
135 (md_assemble): Don't check movabs for x32 mode here.
136 (i386_target_format): Updated.
137 (tc_gen_reloc): Check if 64bit relocations are allowed.
138
7f56bc95
L
1392011-01-15 H.J. Lu <hongjiu.lu@intel.com>
140
141 * config/tc-i386.c (disallow_64bit_disp): New.
142 (x86_elf_abi): Replace X86_64_LP64_ABI/X86_64_ILP32_ABI with
143 X86_64_ABI/X86_64_X32_ABI.
144 (md_assemble): Don't allow movabs with relocation in x32 mode.
145 (i386_target_format): Updated.
146
570561f7
L
1472011-01-14 H.J. Lu <hongjiu.lu@intel.com>
148
149 * config/tc-i386.c (OPTION_N32): Renamed to ...
150 (OPTION_X32): This.
151 (md_longopts): Replace n32 with x32.
152 (md_parse_option): Updated.
153 (md_show_usage): Likewise.
154
4a22cb7c 155 * doc/c-i386.texi: Replace --n32 with --x32.
570561f7 156
c95354ed
MX
1572011-01-11 Mingjie Xing <mingjie.xing@gmail.com>
158
159 * config/tc-mips.c (mips_ip): Update error messages. Take an
160 unadjusted offset for "+c" argument.
161
7af8ed2d
NC
1622011-01-10 Nick Clifton <nickc@redhat.com>
163
164 * config/tc-i386.c (x86_elf_abi): Only define for targets that use
165 it.
166
cdf9ccec
NC
1672011-01-10 Nick Clifton <nickc@redhat.com>
168
169 * config/tc-arm.c (s_arm_tls_desceq): Move code into ELF-only
170 part of the file.
171
0855e32b
NS
1722011-01-10 Nathan Sidwell <nathan@codesourcery.com>
173 Glauber de Oliveira Costa <glommer@gmail.com>
174
175 * doc/c-arm.texi: Document TLSDESC and TLSCALL relocations, and
176 .tlsdescseq directive.
177 * config/tc-arm.c (arm_typed_reg_parse): Check for potential reloc
178 following a symbol.
179 (s_arm_tls_descseq): New directive.
180 (md_pseudo_table): Add it.
181 (encode_branch): Allow TLS_CALL relocs too.
182 (do_t_blx, do_t_branch23): Use encode_branch.
183 (reloc_names): Add tlsdesc and tlscall.
184 (md_apply_fix): Process tls desc relocations.
185 (tc_gen_reloc): Likewise.
186 (arm_fix_adjustable): Likewise.
187
87973e9f
QN
1882011-01-07 Quentin Neill <quentin.neill@amd.com>
189
190 * config/tc-i386.c (cpu_arch): Add CPU_BMI_FLAGS.
191
192 * doc/c-i386.texi (i386-BMI): New section.
193
12505806
PK
1942011-01-06 Paul Koning <ni1d@arrl.net>
195
196 * config/tc-pdp11.c (parse_op_no_deferred): Allow PC-relative
197 references to absolute addresses.
198
9689e3a3
DD
1992011-01-05 DJ Delorie <dj@redhat.com>
200
201 * config/tc-rx.c (tc_gen_reloc): Emit an RX_OP_NEG expression
202 instead of an RH_NEG32 one.
203
35cc6a0b
L
2042011-01-05 Jonathan Wakely <jwakely.gcc@gmail.com>
205
206 * doc/c-i386.texi: Clarify --n32.
207
f12dc422
L
2082011-01-04 H.J. Lu <hongjiu.lu@intel.com>
209
210 * config/tc-i386.c (build_modrm_byte): Allow encoding 32/64bit
211 integer registers in VEX.vvvv. Check register-only source
212 operand when two source operands are swapped. Properly update
213 destination when two source operands are swapped.
214
0db46eb4
L
2152011-01-01 H.J. Lu <hongjiu.lu@intel.com>
216
217 * gas.c (parse_args): Update copyright to 2011.
218
5b326c3e 219For older changes see ChangeLog-2010
08d56133
NC
220\f
221Local Variables:
222mode: change-log
223left-margin: 8
224fill-column: 74
225version-control: never
226End: