]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
Make RL78_PC_REGNUM a pseudo-register in rl78-tdep.c.
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
3c02c47f
DE
12013-08-14 David Edelsohn <dje.gcc@gmail.com>
2
3 * config/tc-ppc.c (ppc_comm): Accept optional fourth .lcomm
4 argument as alignment.
5
4046d87a
NC
62013-08-09 Nick Clifton <nickc@redhat.com>
7
8 * config/tc-rl78.c (elf_flags): New variable.
9 (enum options): Add OPTION_G10.
10 (md_longopts): Add mg10.
11 (md_parse_option): Parse -mg10.
12 (rl78_elf_final_processing): New function.
13 * config/tc-rl78.c (tc_final_processing): Define.
14 * doc/c-rl78.texi: Document -mg10 option.
15
ee5734f0
RS
162013-08-06 Jürgen Urban <JuergenUrban@gmx.de>
17
18 * config/tc-mips.c (match_vu0_suffix_operand): Allow single-channel
19 suffixes to be elided too.
20 (mips_lookup_insn): Don't reject INSN2_VU0_CHANNEL_SUFFIX here.
21 (mips_ip): Assume .xyzw if no VU0 suffix is specified. Allow +N
22 to be omitted too.
23
13896403
RS
242013-08-05 John Tytgat <john@bass-software.com>
25
26 * po/POTFILES.in: Regenerate.
27
d6787ef9
EB
282013-08-05 Eric Botcazou <ebotcazou@adacore.com>
29 Konrad Eisele <konrad@gaisler.com>
30
31 * config/tc-sparc.c (sparc_arch_types): Add leon.
32 (sparc_arch): Move sparc4 around and add leon.
33 (sparc_target_format): Document -Aleon.
34 * doc/c-sparc.texi: Likewise.
35
da8bca91
RS
362013-08-05 Richard Sandiford <rdsandiford@googlemail.com>
37
38 * config/tc-mips.c (mips_lookup_insn): Make length and opend signed.
39
14daeee3
RS
402013-08-04 Jürgen Urban <JuergenUrban@gmx.de>
41 Richard Sandiford <rdsandiford@googlemail.com>
42
43 * config/tc-mips.c (MAX_OPERANDS): Bump to 6.
44 (RWARN): Bump to 0x8000000.
45 (RTYPE_VI, RTYPE_VF, RTYPE_R5900_I, RTYPE_R5900_Q, RTYPE_R5900_R)
46 (RTYPE_R5900_ACC): New register types.
47 (RTYPE_MASK): Include them.
48 (R5900_I_NAMES, R5900_Q_NAMES, R5900_R_NAMES, R5900_ACC_NAMES): New
49 macros.
50 (reg_names): Include them.
51 (mips_parse_register_1): New function, split out from...
52 (mips_parse_register): ...here. Add a channels_ptr parameter.
53 Look for VU0 channel suffixes when nonnull.
54 (reg_lookup): Update the call to mips_parse_register.
55 (mips_parse_vu0_channels): New function.
56 (OT_CHANNELS, OT_DOUBLE_CHAR): New mips_operand_token_types.
57 (mips_operand_token): Add a "channels" field to the union.
58 Extend the comment above "ch" to OT_DOUBLE_CHAR.
59 (mips_parse_base_start): Match -- and ++. Handle channel suffixes.
60 (mips_parse_argument_token): Handle channel suffixes here too.
61 (validate_mips_insn): Handle INSN2_VU0_CHANNEL_SUFFIX.
62 Ignore OP_VU0_MATCH_SUFFIX when calculating the used bits.
63 Handle '#' formats.
64 (md_begin): Register $vfN and $vfI registers.
65 (operand_reg_mask): Handle OP_VU0_SUFFIX and OP_VU0_MATCH_SUFFIX.
66 (convert_reg_type): Handle OP_REG_VI, OP_REG_VF, OP_REG_R5900_I,
67 OP_REG_R5900_Q, OP_REG_R5900_R and OP_REG_R5900_ACC.
68 (match_vu0_suffix_operand): New function.
69 (match_operand): Handle OP_VU0_SUFFIX and OP_VU0_MATCH_SUFFIX.
70 (macro): Use "+7" rather than "E" for LDQ2 and STQ2.
71 (mips_lookup_insn): New function.
72 (mips_ip): Use it. Allow "+K" operands to be elided at the end
73 of an instruction. Handle '#' sequences.
74
c0ebe874
RS
752013-08-03 Richard Sandiford <rdsandiford@googlemail.com>
76
77 * config/tc-mips.c (macro, mips16_macro): Create an array of operand
78 values and use it instead of sreg, treg, xreg, etc.
79
3ccad066
RS
802013-08-03 Richard Sandiford <rdsandiford@googlemail.com>
81
82 * config/tc-mips.c (match_int_operand): Use mips_int_operand_min
83 and mips_int_operand_max.
84 (mips16_immed_operand, mips16_immed_operands, MIPS16_NUM_IMMED):
85 Delete.
86 (mips16_immed_operand, mips16_immed_in_range_p): New functions.
87 (mips16_immed, mips16_extended_frag): Use them. Use mips_int_operand
88 instead of mips16_immed_operand.
89
0acfaea6
RS
902013-08-03 Richard Sandiford <rdsandiford@googlemail.com>
91
92 * config/tc-mips.c (mips16_macro): Don't use move_register.
93 (mips16_ip): Allow macros to use 'p'.
94
fc76e730
RS
952013-08-01 Richard Sandiford <rdsandiford@googlemail.com>
96
97 * config/tc-mips.c (MAX_OPERANDS): New macro.
98 (mips_operand_array): New structure.
99 (mips_operands, mips16_operands, micromips_operands): New arrays.
100 (micromips_to_32_reg_b_map, micromips_to_32_reg_c_map)
101 (micromips_to_32_reg_e_map, micromips_to_32_reg_f_map)
102 (micromips_to_32_reg_g_map, micromips_to_32_reg_l_map)
103 (micromips_to_32_reg_q_map): Delete.
104 (insn_operands, insn_opno, insn_extract_operand): New functions.
105 (validate_mips_insn): Take a mips_operand_array as argument and
106 use it to build up a list of operands. Extend to handle INSN_MACRO
107 and MIPS16.
108 (validate_mips16_insn): New function.
109 (validate_micromips_insn): Take a mips_operand_array as argument.
110 Handle INSN_MACRO.
111 (md_begin): Initialize mips_operands, mips16_operands and
112 micromips_operands. Call validate_mips_insn and
113 validate_micromips_insn for macro instructions too.
114 Call validate_mips16_insn for MIPS16 instructions.
115 (insn_read_mask, insn_write_mask, operand_reg_mask, insn_reg_mask):
116 New functions.
117 (gpr_read_mask, gpr_write_mask, fpr_read_mask, fpr_write_mask): Use
118 them. Handle INSN_UDI.
119 (get_append_method): Use gpr_read_mask.
120
26545944
RS
1212013-08-01 Richard Sandiford <rdsandiford@googlemail.com>
122
123 * config/tc-mips.c (compact_branch_p, uncond_branch_p): Use the same
124 flags for MIPS16 and non-MIPS16 instructions.
125 (gpr_mod_mask): Move the INSN2_MOD_SP case outside the micromips block.
126 (gpr_read_mask): Use INSN2_READ_GPR_31 for MIPS16 instructions too.
127 (gpr_write_mask): Remove MIPS16_INSN_WRITE_SP handling.
128 (can_swap_branch_p, get_append_method): Use the same flags for MIPS16
129 and non-MIPS16 instructions. Fix formatting.
130
85fcb30f
RS
1312013-08-01 Richard Sandiford <rdsandiford@googlemail.com>
132
133 * config/tc-mips.c (reg_needs_delay): Move later in file.
134 Use gpr_write_mask.
135 (insns_between): Use gpr_read_mask instead of EXTRACT_OPERAND.
136
43234a1e
L
1372013-07-26 Sergey Guriev <sergey.s.guriev@intel.com>
138 Alexander Ivchenko <alexander.ivchenko@intel.com>
139 Maxim Kuznetsov <maxim.kuznetsov@intel.com>
140 Sergey Lega <sergey.s.lega@intel.com>
141 Anna Tikhonova <anna.tikhonova@intel.com>
142 Ilya Tocar <ilya.tocar@intel.com>
143 Andrey Turetskiy <andrey.turetskiy@intel.com>
144 Ilya Verbin <ilya.verbin@intel.com>
145 Kirill Yukhin <kirill.yukhin@intel.com>
146 Michael Zolotukhin <michael.v.zolotukhin@intel.com>
147
148 * config/tc-i386-intel.c (O_zmmword_ptr): New.
149 (i386_types): Add zmmword.
150 (i386_intel_simplify_register): Allow regzmm.
151 (i386_intel_simplify): Handle zmmwords.
152 (i386_intel_operand): Handle RC/SAE, vector operations and
153 zmmwords.
154 * config/tc-i386.c (ZMMWORD_MNEM_SUFFIX): New.
155 (struct RC_Operation): New.
156 (struct Mask_Operation): New.
157 (struct Broadcast_Operation): New.
158 (vex_prefix): Size of bytes increased to 4 to support EVEX
159 encoding.
160 (enum i386_error): Add new error codes: unsupported_broadcast,
161 broadcast_not_on_src_operand, broadcast_needed,
162 unsupported_masking, mask_not_on_destination, no_default_mask,
163 unsupported_rc_sae, rc_sae_operand_not_last_imm,
164 invalid_register_operand, try_vector_disp8.
165 (struct _i386_insn): Add new fields vrex, need_vrex, mask,
166 rounding, broadcast, memshift.
167 (struct RC_name): New.
168 (RC_NamesTable): New.
169 (evexlig): New.
170 (evexwig): New.
171 (extra_symbol_chars): Add '{'.
172 (cpu_arch): Add AVX512F, AVX512CD, AVX512ER and AVX512PF.
173 (i386_operand_type): Add regzmm, regmask and vec_disp8.
174 (match_mem_size): Handle zmmwords.
175 (operand_type_match): Handle zmm-registers.
176 (mode_from_disp_size): Handle vec_disp8.
177 (fits_in_vec_disp8): New.
178 (md_begin): Handle {} properly.
179 (type_names): Add "rZMM", "Mask reg" and "Vector d8".
180 (build_vex_prefix): Handle vrex.
181 (build_evex_prefix): New.
182 (process_immext): Adjust to properly handle EVEX.
183 (md_assemble): Add EVEX encoding support.
184 (swap_2_operands): Correctly handle operands with masking,
185 broadcasting or RC/SAE.
186 (check_VecOperands): Support EVEX features.
187 (VEX_check_operands): Properly handle 16 upper [xyz]mm registers.
188 (match_template): Support regzmm and handle new error codes.
189 (process_suffix): Handle zmmwords and zmm-registers.
190 (check_byte_reg): Extend to zmm-registers.
191 (process_operands): Extend to zmm-registers.
192 (build_modrm_byte): Handle EVEX.
193 (output_insn): Adjust to properly handle EVEX case.
194 (disp_size): Handle vec_disp8.
195 (output_disp): Support compressed disp8*N evex feature.
196 (output_imm): Handle RC/SAE immediates properly.
197 (check_VecOperations): New.
198 (i386_immediate): Handle EVEX features.
199 (i386_index_check): Handle zmmwords and zmm-registers.
200 (RC_SAE_immediate): New.
201 (i386_att_operand): Handle EVEX features.
202 (parse_real_register): Add a check for ZMM/Mask registers.
203 (OPTION_MEVEXLIG): New.
204 (OPTION_MEVEXWIG): New.
205 (md_longopts): Add mevexlig and mevexwig.
206 (md_parse_option): Handle mevexlig and mevexwig options.
207 (md_show_usage): Add description for mevexlig and mevexwig.
208 * doc/c-i386.texi: Document avx512f/.avx512f, avx512cd/.avx512cd,
209 avx512er/.avx512er, avx512pf/.avx512pf, mevexlig and mevexwig.
210
a0046408
L
2112013-07-25 Michael Zolotukhin <michael.v.zolotukhin@intel.com>
212
213 * config/tc-i386.c (cpu_arch): Add .sha.
214 * doc/c-i386.texi: Document sha/.sha.
215
7e8b059b
L
2162013-07-24 Anna Tikhonova <anna.tikhonova@intel.com>
217 Kirill Yukhin <kirill.yukhin@intel.com>
218 Michael Zolotukhin <michael.v.zolotukhin@intel.com>
219
220 * config/tc-i386.c (BND_PREFIX): New.
221 (struct _i386_insn): Add new field bnd_prefix.
222 (add_bnd_prefix): New.
223 (cpu_arch): Add MPX.
224 (i386_operand_type): Add regbnd.
225 (md_assemble): Handle BND prefixes.
226 (parse_insn): Likewise.
227 (output_branch): Likewise.
228 (output_jump): Likewise.
229 (build_modrm_byte): Handle regbnd.
230 (OPTION_MADD_BND_PREFIX): New.
231 (md_longopts): Add entry for 'madd-bnd-prefix'.
232 (md_parse_option): Handle madd-bnd-prefix option.
233 (md_show_usage): Add description for madd-bnd-prefix
234 option.
235 * doc/c-i386.texi: Document mpx/.mpx and -madd-bnd-prefix.
236
7fa9fcb6
TG
2372013-07-24 Tristan Gingold <gingold@adacore.com>
238
239 * config/tc-ppc.c (md_apply_fix): Adjust BFD_RELOC_PPC_B16 on
240 xcoff targets.
241
614eb277
AK
2422013-07-24 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
243
244 * config/tc-s390.c (s390_machine): Don't force the .machine
245 argument to lower case.
246
e673710a
KT
2472013-07-22 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
248
249 * config/tc-arm.c (s_arm_arch_extension): Improve error message
250 for invalid extension.
251
69091a2c
YZ
2522013-07-19 Yufeng Zhang <yufeng.zhang@arm.com>
253
254 * config/tc-aarch64.c (enum aarch64_abi_type): New enumeration tag.
255 (AARCH64_ABI_LP64, AARCH64_ABI_ILP32): New enumerators.
256 (aarch64_abi): New variable.
257 (ilp32_p): Change to be a macro.
258 (aarch64_opts): Remove the support for option -milp32 and -mlp64.
259 (struct aarch64_option_abi_value_table): New struct.
260 (aarch64_abis): New table.
261 (aarch64_parse_abi): New function.
262 (aarch64_long_opts): Add entry for -mabi=.
263 * doc/as.texinfo (Target AArch64 options): Document -mabi.
264 * doc/c-aarch64.texi: Likewise.
265
faf786e6
NC
2662013-07-18 Jim Thomas <thomas@cfht.hawaii.edu>
267
268 * config/tc-i386-intel.c (i386_intel_operand): Fixed signed vs
269 unsigned comparison.
270
f0c00282
NC
2712013-07-18 Sandeep Kumar Singh <Sandeep.Singh2@kpitcummins.com>
272
273 * config/rx-defs.h: Add macros for RX100, RX200, RX600, and
274 RX610.
275 * config/rx-parse.y: (rx_check_float_support): Add function to
276 check floating point operation support for target RX100 and
277 RX200.
278 * config/tc-rx.c: Add CPU options RX100, RX200, RX600, and RX610.
279 * doc/c-rx.texi: Add -mcpu option to recognize macros for RX100,
280 RX200, RX600, and RX610
281
8c997c27
NC
2822013-07-18 Senthil Kumar Selvaraj <senthil_kumar.selvaraj@atmel.com>
283
284 * config/tc-avr.c (md_show_usage): Add avrxmega2 to help text
285
8be59acb
NC
2862013-07-18 Vishnu K.S <vishnu.k_s@atmel.com>
287
288 * config/tc-avr.c: Make ata6289's ISA to AVR_ISA_AVR4.
289 * doc/c-avr.texi: Likewise.
290
4a06e5a2
RS
2912013-07-15 Richard Sandiford <rdsandiford@googlemail.com>
292
293 * config/tc-mips.c (match_save_restore_list_operand): Avoid -Wformat
294 error with older GCCs.
295 (mips16_macro_build): Dereference args.
296
a92713e6
RS
2972013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
298
299 * config/tc-mips.c (mips_prefer_vec_regno, mips_parse_register):
300 New functions, split out from...
301 (reg_lookup): ...here. Remove itbl support.
302 (reglist_lookup): Delete.
303 (mips_operand_token_type): New enum.
304 (mips_operand_token): New structure.
305 (mips_operand_tokens): New variable.
306 (mips_add_token, mips_parse_base_start, mips_parse_argument_token)
307 (mips_parse_arguments): New functions.
308 (md_begin): Initialize mips_operand_tokens.
309 (mips_arg_info): Add a token field. Remove optional_reg field.
310 (match_char, match_expression): New functions.
311 (match_const_int): Use match_expression. Remove "s" argument
312 and return a boolean result. Remove O_register handling.
313 (match_regno, match_reg, match_reg_range): New functions.
314 (match_int_operand, match_mapped_int_operand, match_msb_operand)
315 (match_reg_operand, match_reg_pair_operand, match_perf_reg_operand)
316 (match_addiusp_operand, match_clo_clz_dest_operand)
317 (match_lwm_swm_list_operand, match_entry_exit_operand)
318 (match_save_restore_list_operand, match_mdmx_imm_reg_operand)
319 (match_tied_reg_operand): Remove "s" argument and return a boolean
320 result. Match tokens rather than text. Update calls to
321 match_const_int. Rely on match_regno to call check_regno.
322 (match_pcrel_operand, match_pc_operand): Replace "s" argument with
323 "arg" argument. Return a boolean result.
324 (parse_float_constant): Replace with...
325 (match_float_constant): ...this new function.
326 (match_operand): Remove "s" argument and return a boolean result.
327 Update calls to subfunctions.
328 (mips_ip, mips16_ip): Call mips_parse_arguments. Use match routines
329 rather than string-parsing routines. Update handling of optional
330 registers for token scheme.
331
89565f1b
RS
3322013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
333
334 * config/tc-mips.c (parse_float_constant): Split out from...
335 (mips_ip): ...here.
336
3c14a432
RS
3372013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
338
339 * config/tc-mips.c (INSERT_BITS, INSERT_OPERAND, MIPS16_INSERT_OPERAND):
340 Delete.
341
364215c8
RS
3422013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
343
344 * config/tc-mips.c (mips32_to_16_reg_map): Delete.
345 (match_entry_exit_operand): New function.
346 (match_save_restore_list_operand): Likewise.
347 (match_operand): Use them.
348 (check_absolute_expr): Delete.
349 (mips16_ip): Rewrite main parsing loop to use mips_operands.
350
9e12b7a2
RS
3512013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
352
353 * config/tc-mips.c: Enable functions commented out in previous patch.
354 (SKIP_SPACE_TABS): Move further up file.
355 (mips32_to_micromips_reg_b_map, mips32_to_micromips_reg_c_map)
356 (mips32_to_micromips_reg_d_map, mips32_to_micromips_reg_e_map)
357 (ips32_to_micromips_reg_f_map, mips32_to_micromips_reg_g_map)
358 (mips32_to_micromips_reg_l_map, mips32_to_micromips_reg_m_map)
359 (mips32_to_micromips_reg_q_map, mips32_to_micromips_reg_n_map)
360 (micromips_imm_b_map, micromips_imm_c_map): Delete.
361 (mips_lookup_reg_pair): Delete.
362 (macro): Use report_bad_range and report_bad_field.
363 (mips_immed, expr_const_in_range): Delete.
364 (mips_ip): Rewrite main parsing loop to use new functions.
365
a1d78564
RS
3662013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
367
368 * config/tc-mips.c (mips_oddfpreg_ok): Move further up file.
369 Change return type to bfd_boolean.
370 (report_bad_range, report_bad_field): New functions.
371 (mips_arg_info): New structure.
372 (match_const_int, convert_reg_type, check_regno, match_int_operand)
373 (match_mapped_int_operand, match_msb_operand, match_reg_operand)
374 (match_reg_pair_operand, match_pcrel_operand, match_perf_reg_operand)
375 (match_addiusp_operand, match_clo_clz_dest_operand)
376 (match_lwm_swm_list_operand, match_mdmx_imm_reg_operand)
377 (match_pc_operand, match_tied_reg_operand, match_operand)
378 (check_completed_insn): New functions, commented out for now.
379
e077a1c8
RS
3802013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
381
382 * config/tc-mips.c (insn_insert_operand): New function.
383 (macro_build, mips16_macro_build): Put null character check
384 in the for loop and convert continues to breaks. Use operand
385 structures to handle constant operands.
386
ab902481
RS
3872013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
388
389 * config/tc-mips.c (validate_mips_insn): Move further up file.
390 Add insn_bits and decode_operand arguments. Use the mips_operand
391 fields to work out which bits an operand occupies. Detect double
392 definitions.
393 (validate_micromips_insn): Move further up file. Call into
394 validate_mips_insn.
395
2f8b73cc
RS
3962013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
397
398 * config/tc-mips.c (mips16_macro_build): Remove 'Y' case.
399
c8276761
RS
4002013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
401
402 * config/tc-mips.c (macro_build): Take an int for "C", "k", "\\"
403 and "~".
404 (macro): Update accordingly.
405
77bd4346
RS
4062013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
407
408 * config/tc-mips.c (imm_expr, imm2_expr, offset_expr): Tweak commentary.
409 (imm_reloc): Delete.
410 (md_assemble): Remove imm_reloc handling.
411 (mips_ip): Update commentary. Use offset_expr and offset_reloc
412 rather than imm_expr and imm_reloc for 'i', 'j' and 'u'.
413 Use a temporary array rather than imm_reloc when parsing
414 constant expressions. Remove imm_reloc initialization.
415 (mips16_ip): Update commentary. Use offset_expr and offset_reloc
416 for the relaxable field. Use a relax_char variable to track the
417 type of this field. Remove imm_reloc initialization.
418
cc537e56
RS
4192013-07-14 Richard Sandiford <rdsandiford@googlemail.com>
420
421 * config/tc-mips.c (mips16_ip): Handle "I".
422
ba92f887
MR
4232013-07-12 Maciej W. Rozycki <macro@codesourcery.com>
424
425 * config/tc-mips.c (mips_flag_nan2008): New variable.
426 (options): Add OPTION_NAN enum value.
427 (md_longopts): Handle it.
428 (md_parse_option): Likewise.
429 (s_nan): New function.
430 (mips_elf_final_processing): Handle EF_MIPS_NAN2008.
431 (md_show_usage): Add -mnan.
432
433 * doc/as.texinfo (Overview): Add -mnan.
434 * doc/c-mips.texi (MIPS Opts): Document -mnan.
435 (MIPS NaN Encodings): New node. Document .nan directive.
436 (MIPS-Dependent): List the new node.
437
c1094734
TG
4382013-07-09 Tristan Gingold <gingold@adacore.com>
439
440 * configure.com: Define HAVE_SYS_TYPES_H and HAVE_UNISTD_H
441
0cbbe1b8
RS
4422013-07-08 Richard Sandiford <rdsandiford@googlemail.com>
443
444 * config/tc-mips.c (mips_ip): Unconditionally parse an expression
445 for 'A' and assume that the constant has been elided if the result
446 is an O_register.
447
f2ae14a1
RS
4482013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
449
450 * config/tc-mips.c (gprel16_reloc_p): New function.
451 (macro_read_relocs): Assume BFD_RELOC_LO16 if all relocs are
452 BFD_RELOC_UNUSED.
453 (offset_high_part, small_offset_p): New functions.
454 (nacro): Use them. Remove *_OB and *_DOB cases. For single-
455 register load and store macros, handle the 16-bit offset case first.
456 If a 16-bit offset is not suitable for the instruction we're
457 generating, load it into the temporary register using
458 ADDRESS_ADDI_INSN. Make the M_LI_DD code fall through into the
459 M_L_DAB code once the address has been constructed. For double load
460 and store macros, again handle the 16-bit offset case first.
461 If the second register cannot be accessed from the same high
462 part as the first, load it into AT using ADDRESS_ADDI_INSN.
463 Fix the handling of LD in cases where the first register is the
464 same as the base. Also handle the case where the offset is
465 not 16 bits and the second register cannot be accessed from the
466 same high part as the first. For unaligned loads and stores,
467 fuse the offbits == 12 and old "ab" handling. Apply this handling
468 whenever the second offset needs a different high part from the first.
469 Construct the offset using ADDRESS_ADDI_INSN where possible,
470 for offbits == 16 as well as offbits == 12. Use offset_reloc
471 when constructing the individual loads and stores.
472 (mips_ip): Set up imm_expr, imm2_expr, offset_expr, imm_reloc
473 and offset_reloc before matching against a particular opcode.
474 Handle elided 'A' constants. Allow 'A' constants to use
475 relocation operators.
476
5c324c16
RS
4772013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
478
479 * config/tc-mips.c (validate_mips_insn): Remove "[" and "]" handling.
480 (mips_ip): Likewise. Do not set is_mdmx for INSN_5400 instructions.
481 Check constraints on the VR5400 RZU.OB, SLL.OB and SRL.OB instructions.
482
23e69e47
RS
4832013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
484
485 * config/tc-mips.c (mips_ip): Preserve the real bit number for "+p".
486 Require the msb to be <= 31 for "+s". Check that the size is <= 31
487 for both "+s" and "+S".
488
27c5c572
RS
4892013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
490
491 * config/tc-mips.c (validate_mips_insn, validate_micromips_insn):
492 (mips_ip, mips16_ip): Handle "+i".
493
e76ff5ab
RS
4942013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
495
496 * config/tc-mips.c (mips32_to_micromips_reg_h_map): Delete.
497 (micromips_to_32_reg_h_map): Rename to...
498 (micromips_to_32_reg_h_map1): ...this.
499 (micromips_to_32_reg_i_map): Rename to...
500 (micromips_to_32_reg_h_map2): ...this.
501 (mips_lookup_reg_pair): New function.
502 (gpr_write_mask, macro): Adjust after above renaming.
503 (validate_micromips_insn): Remove "mi" handling.
504 (mips_ip): Likewise. Parse both registers in a pair for "mh".
505
fa7616a4
RS
5062013-07-07 Richard Sandiford <rdsandiford@googlemail.com>
507
508 * config/tc-mips.c (validate_mips_insn, validate_micromips_insn)
509 (mips_ip): Remove "+D" and "+T" handling.
510
fb798c50
AK
5112013-07-05 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
512
513 * config/tc-s390.c (md_gather_operands, md_apply_fix): Support new
514 relocs.
515
2c0a3565
MS
5162013-07-03 Marcus Shawcroft <marcus.shawcroft@arm.com>
517
4aa2c5e2
MS
518 * config/tc-aarch64.c (reloc_table): Merge got_prel19 into got.
519
5202013-07-02 Marcus Shawcroft <marcus.shawcroft@arm.com>
521
2c0a3565
MS
522 * config/tc-aarch64.c (md_apply_fix): Reorder case values.
523 (aarch64_force_relocation): Likewise.
524
f40da81b
AM
5252013-07-02 Alan Modra <amodra@gmail.com>
526
527 * config/tc-ppc.c (ppc_elf_adjust_symtab): Don't make .TOC. weak.
528
81566a9b
MR
5292013-06-26 Maciej W. Rozycki <macro@codesourcery.com>
530
531 * doc/as.texinfo (Overview): Remove @samp from MIPS ISA names.
532 * doc/c-mips.texi (MIPS Options): Remove @sc from MIPS ISA names.
533 Replace @sc{mips16} with literal `MIPS16'.
534 (MIPS ISA): Replace @sc{mips3} with literal `MIPS III'.
535
a6bb11b2
YZ
5362013-06-26 Yufeng Zhang <yufeng.zhang@arm.com>
537
538 * config/tc-aarch64.c (reloc_table): Replace
539 BFD_RELOC_AARCH64_LD64_GOT_LO12_NC with
540 BFD_RELOC_AARCH64_LD_GOT_LO12_NC; likewise to
541 BFD_RELOC_AARCH64_TLSDESC_LD64_LO12_NC and
542 BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_LO12_NC.
543 (md_apply_fix): Handle BFD_RELOC_AARCH64_LD_GOT_LO12_NC,
544 BFD_RELOC_AARCH64_LD32_GOT_LO12_NC,
545 BFD_RELOC_AARCH64_TLSDESC_LD_LO12_NC,
546 BFD_RELOC_AARCH64_TLSDESC_LD32_LO12_NC,
547 BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_LO12_NC and
548 BFD_RELOC_AARCH64_TLSIE_LD32_GOTTPREL_LO12_NC.
549 (aarch64_force_relocation): Likewise.
550
cec5225b
YZ
5512013-06-26 Yufeng Zhang <yufeng.zhang@arm.com>
552
553 * config/tc-aarch64.c (ilp32_p): New static variable.
554 (elf64_aarch64_target_format): Return the target according to the
555 value of 'ilp32_p'.
556 (md_begin): Determine 'mach' according to the value of 'ilp32_p'.
557 (aarch64_opts): Add support for options '-milp32' and '-mlp64'.
558 (aarch64_dwarf2_addr_size): New function.
559 * config/tc-aarch64.h (aarch64_dwarf2_addr_size): New declaration.
560 (DWARF2_ADDR_SIZE): New define.
561
e335d9cb
RS
5622013-06-26 Richard Sandiford <rdsandiford@googlemail.com>
563
564 * doc/c-mips.texi: Use ISA instead of @sc{isa}.
565
18870af7
RS
5662013-06-26 Richard Sandiford <rdsandiford@googlemail.com>
567
568 * config/tc-mips.c (validate_mips_insn): Use STYPE rather than SHAMT.
569
833794fc
MR
5702013-06-25 Maciej W. Rozycki <macro@codesourcery.com>
571
572 * config/tc-mips.c (mips_set_options): Add insn32 member.
573 (mips_opts): Initialize it.
574 (NOP_INSN, NOP_INSN_SIZE): Handle insn32 mode.
575 (options): Add OPTION_INSN32 and OPTION_NO_INSN32 enum values.
576 (md_longopts): Add "minsn32" and "mno-insn32" options.
577 (is_size_valid): Handle insn32 mode.
578 (md_assemble): Pass instruction string down to macro.
579 (brk_fmt): Add second dimension and insn32 mode initializers.
580 (mfhl_fmt): Likewise.
581 (BRK_FMT, MFHL_FMT): Handle insn32 mode.
582 (macro_build) <'c'>: Handle microMIPS 32-bit BREAK encoding.
583 (macro_build_jalr, move_register): Handle insn32 mode.
584 (macro_build_branch_rs): Likewise.
585 (macro): Handle insn32 mode.
586 <M_JRADDIUSP>, <M_JRC>, <M_MOVEP>: New cases.
587 (mips_ip): Handle insn32 mode.
588 (md_parse_option): Handle OPTION_INSN32 and OPTION_NO_INSN32.
589 (s_mipsset): Handle "insn32" and "noinsn32" pseudo-ops.
590 (mips_handle_align): Handle insn32 mode.
591 (md_show_usage): Add -minsn32 and -mno-insn32.
592
593 * doc/as.texinfo (Target MIPS options): Add -minsn32 and
594 -mno-insn32 options.
595 (-minsn32, -mno-insn32): New options.
596 * doc/c-mips.texi (MIPS Opts): Add -minsn32 and -mno-insn32
597 options.
598 (MIPS assembly options): New node. Document .set insn32 and
599 .set noinsn32.
600 (MIPS-Dependent): List the new node.
601
d1706f38
NC
6022013-06-25 Nick Clifton <nickc@redhat.com>
603
604 * config/tc-msp430.c (msp430_srcoperand): Do not allow the use of
605 the PC in indirect addressing on 430xv2 parts.
606 (msp430_operands): Add version test to hardware bug encoding
607 restrictions.
608
477330fc
RM
6092013-06-24 Roland McGrath <mcgrathr@google.com>
610
d996d970
RM
611 * config/tc-arm.c (parse_reg_list): Use skip_past_char for '}',
612 so it skips whitespace before it.
613 (s_arm_unwind_save_mmxwr, s_arm_unwind_save_mmxwcg): Likewise.
614
477330fc
RM
615 * config/tc-arm.c (arm_symbol_chars): Include '{' and '}'.
616 (arm_reg_parse_multi): Skip whitespace first.
617 (parse_reg_list): Likewise.
618 (parse_vfp_reg_list): Likewise.
619 (s_arm_unwind_save_mmxwcg): Likewise.
620
24382199
NC
6212013-06-24 Nick Clifton <nickc@redhat.com>
622
623 PR gas/15623
624 * config/tc-arm.c (do_t_smc): Mark as ending an IT block.
625
c3678916
RS
6262013-06-23 Richard Sandiford <rdsandiford@googlemail.com>
627
628 * config/tc-mips.c (mips_ip): Fix swapped bit numbers in comments.
629
42429eac
RS
6302013-06-23 Richard Sandiford <rdsandiford@googlemail.com>
631
632 * config/tc-mips.c: Assert that offsetT and valueT are at least
633 8 bytes in size.
634 (GPR_SMIN, GPR_SMAX): New macros.
635 (macro, mips_ip): Remove code for 4-byte valueT and offsetT.
636
f3ded42a
RS
6372013-06-22 Richard Sandiford <rdsandiford@googlemail.com>
638
639 * config/tc-mips.c: Remove OBJ_ELF, OBJ_MAYBE_ELF and IS_ELF
640 conditions. Remove any code deselected by them.
641 (s_mips_frame, s_mips_mask): Handle ECOFF_DEBUGGING case first.
642
e8044f35
RS
6432013-06-22 Richard Sandiford <rdsandiford@googlemail.com>
644
645 * NEWS: Note removal of ECOFF support.
646 * doc/as.texinfo (--emulation): Update for the removal of MIPS ECOFF.
647 * Makefile.am (TARG_ENV_HFILES): Remove config/te-lnews.h.
648 (MULTI_CFILES): Remove config/e-mipsecoff.c.
649 * Makefile.in: Regenerate.
650 * configure.in: Remove MIPS ECOFF references.
651 (mips-sony-bsd*, mips-*-bsd*, mips-*-lnews*-ecoff, mips-*-*-ecoff):
652 Delete cases.
653 (mips-*-irix5*-*, mips*-*-linux*-*, mips*-*-freebsd*)
654 (mips*-*-kfreebsd*-gnu, mips-*-*-elf): Fold into...
655 (mips-*-*): ...this single case.
656 (mipsbecoff, mipslecoff, mipsecoff): Remove emulations. Expect
657 MIPS emulations to be e-mipself*.
658 * configure: Regenerate.
659 * configure.tgt (mips-sony-bsd*, mips-*-ultrix*, mips-*-osf*)
660 (mips-*-ecoff*, mips-*-pe*, mips-*-irix*, ips-*-lnews*, mips-*-riscos*)
661 (mips-*-sysv*): Remove coff and ecoff cases.
662 * as.c (mipsbecoff, mipslecoff, mipsecoff): Remove.
663 * ecoff.c: Remove reference to MIPS ECOFF.
664 * config/e-mipsecoff.c, config/te-lnews.h: Delete files.
665 * config/tc-mips.c (ECOFF_LITTLE_FORMAT): Delete.
666 (RDATA_SECTION_NAME, mips_target_form): Remove COFF and ECOFF cases.
667 (mips_hi_fixup): Tweak comment.
668 (append_insn): Require a howto.
669 (mips_after_parse_args): Remove OBJ_MAYBE_ECOFF code.
670
98508b2a
RS
6712013-06-22 Richard Sandiford <rdsandiford@googlemail.com>
672
673 * doc/as.texinfo: Use MIPS rather than @sc{mips} throughout.
674 Use "CPU" instead of "cpu".
675 * doc/c-mips.texi: Likewise.
676 (MIPS Opts): Rename to MIPS Options.
677 (MIPS option stack): Rename to MIPS Option Stack.
678 (MIPS ASE instruction generation overrides): Rename to
679 MIPS ASE Instruction Generation Overrides (for now).
680 (MIPS floating-point): Rename to MIPS Floating-Point.
681
fc16f8cc
RS
6822013-06-22 Richard Sandiford <rdsandiford@googlemail.com>
683
684 * doc/c-mips.texi (MIPS Macros): New section.
685 (MIPS Object): Replace with...
686 (MIPS Small Data): ...this new section.
687
5a7560b5
RS
6882013-06-22 Richard Sandiford <rdsandiford@googlemail.com>
689
690 * doc/c-mips.texi (MIPS symbol sizes): Move section further up file.
691 Capitalize name. Use @kindex instead of @cindex for .set entries.
692
a1b86ab7
RS
6932013-06-22 Richard Sandiford <rdsandiford@googlemail.com>
694
695 * doc/c-mips.texi (MIPS Stabs): Remove section.
696
c6278170
RS
6972013-06-20 Richard Sandiford <rdsandiford@googlemail.com>
698
699 * config/tc-mips.c (ISA_SUPPORTS_SMARTMIPS, ISA_SUPPORTS_DSP_ASE)
700 (ISA_SUPPORTS_DSP64_ASE, ISA_SUPPORTS_DSPR2_ASE, ISA_SUPPORTS_EVA_ASE)
701 (ISA_SUPPORTS_MT_ASE, ISA_SUPPORTS_MCU_ASE, ISA_SUPPORTS_VIRT_ASE)
702 (ISA_SUPPORTS_VIRT64_ASE): Delete.
703 (mips_ase): New structure.
704 (mips_ases): New table.
705 (FP64_ASES): New macro.
706 (mips_ase_groups): New array.
707 (mips_isa_rev, mips_ase_mask, mips_check_isa_supports_ase)
708 (mips_check_isa_supports_ases, mips_set_ase, mips_lookup_ase): New
709 functions.
710 (is_opcode_valid): Use mips_ases to get the 64-bit ASE flags.
711 (md_parse_option): Use mips_ases and mips_set_ase instead of
712 separate case statements for each ASE option.
713 (mips_after_parse_args): Use FP64_ASES. Use
714 mips_check_isa_supports_ases to check the ASEs against
715 other options.
716 (s_mipsset): Use mips_ases and mips_set_ase instead of
717 separate if statements for each ASE option. Use
718 mips_check_isa_supports_ases, even when a non-ASE option
719 is specified.
720
63a4bc21
KT
7212013-06-19 Greta Yorsh <Greta.Yorsh@arm.com>
722
723 * config/tc-arm.c (arm_cpus): Add support for Cortex-A12.
724
c31f3936
RS
7252013-06-18 Richard Sandiford <rdsandiford@googlemail.com>
726
727 * config/tc-mips.c (md_shortopts, options, md_longopts)
728 (md_longopts_size): Move earlier in file.
729
846ef2d0
RS
7302013-06-18 Richard Sandiford <rdsandiford@googlemail.com>
731
732 * config/tc-mips.c (mips_set_options): Replace separate "ase_*" fields
733 with a single "ase" bitmask.
734 (mips_opts): Update accordingly.
735 (file_ase, file_ase_explicit): New variables.
736 (file_ase_mips3d, file_ase_mdmx, file_ase_smartmips, file_ase_dsp)
737 (file_ase_dspr2, file_ase_eva, file_ase_mt, file_ase_virt): Delete.
738 (ISA_HAS_ROR): Adjust for mips_set_options change.
739 (is_opcode_valid): Take the base ase mask directly from mips_opts.
740 (mips_ip): Adjust for mips_set_options change.
741 (md_parse_option): Likewise. Update file_ase_explicit.
742 (mips_after_parse_args): Adjust for mips_set_options change.
743 Use bitmask operations to select the default ASEs. Set file_ase
744 rather than individual per-ASE variables.
745 (s_mipsset): Adjust for mips_set_options change.
746 (mips_elf_final_processing): Test file_ase rather than
747 file_ase_mdmx. Remove commented-out code.
748
d16afab6
RS
7492013-06-18 Richard Sandiford <rdsandiford@googlemail.com>
750
751 * config/tc-mips.c (mips_cpu_info): Add an "ase" field.
752 (MIPS_CPU_ASE_SMARTMIPS, MIPS_CPU_ASE_DSP, MIPS_CPU_ASE_MT)
753 (MIPS_CPU_ASE_MIPS3D, MIPS_CPU_ASE_MDMX, MIPS_CPU_ASE_DSPR2)
754 (MIPS_CPU_ASE_MCU, MIPS_CPU_ASE_VIRT, MIPS_CPU_ASE_EVA): Delete.
755 (mips_after_parse_args): Use the new "ase" field to choose
756 the default ASEs.
757 (mips_cpu_info_table): Move ASEs from the "flags" field to the
758 "ase" field.
759
e83a675f
RE
7602013-06-18 Richard Earnshaw <rearnsha@arm.com>
761
762 * config/tc-arm.c (symbol_preemptible): New function.
763 (relax_branch): Use it.
764
7f3c4072
CM
7652013-06-17 Catherine Moore <clm@codesourcery.com>
766 Maciej W. Rozycki <macro@codesourcery.com>
767 Chao-Ying Fu <fu@mips.com>
768
769 * config/tc-mips.c (mips_set_options): Add ase_eva.
770 (mips_set_options mips_opts): Add ase_eva.
771 (file_ase_eva): Declare.
772 (ISA_SUPPORTS_EVA_ASE): Define.
773 (IS_SEXT_9BIT_NUM): Define.
774 (MIPS_CPU_ASE_EVA): Define.
775 (is_opcode_valid): Add support for ase_eva.
776 (macro_build): Likewise.
777 (macro): Likewise.
778 (validate_mips_insn): Likewise.
779 (validate_micromips_insn): Likewise.
780 (mips_ip): Likewise.
781 (options): Add OPTION_EVA and OPTION_NO_EVA.
782 (md_longopts): Add -meva and -mno-eva.
783 (md_parse_option): Process new options.
784 (mips_after_parse_args): Check for valid EVA combinations.
785 (s_mipsset): Likewise.
786
e410add4
RS
7872013-06-14 Richard Sandiford <rsandifo@linux.vnet.ibm.com>
788
789 * dwarf2dbg.h (dwarf2_move_insn): Declare.
790 * dwarf2dbg.c (line_subseg): Add pmove_tail.
791 (get_line_subseg): Add create_p argument. Initialize pmove_tail.
792 (dwarf2_gen_line_info_1): Update call accordingly.
793 (dwarf2_move_insn): New function.
794 * config/tc-mips.c (append_insn): Use dwarf2_move_insn.
795
6a50d470
RS
7962013-06-14 Richard Sandiford <rsandifo@linux.vnet.ibm.com>
797
798 Revert:
799
800 2011-09-05 Richard Sandiford <rdsandiford@googlemail.com>
801
802 PR gas/13024
803 * dwarf2dbg.c (pending_lines, pending_lines_tail): New variables.
804 (dwarf2_gen_line_info_1): Delete.
805 (dwarf2_push_line, dwarf2_flush_pending_lines): New functions.
806 (dwarf2_gen_line_info, dwarf2_emit_label): Use them.
807 (dwarf2_consume_line_info): Call dwarf2_flush_pending_lines.
808 (dwarf2_directive_loc): Push previous .locs instead of generating
809 them immediately.
810
f122319e
CF
8112013-06-13 Chao-ying Fu <Chao-ying.Fu@imgtec.com>
812
813 * config/tc-mips.c (ISA_SUPPORTS_VIRT_ASE): Support micromips.
814 (ISA_SUPPORTS_VIRT64_ASE): Support 64-bit micromips.
815
909c7f9c
NC
8162013-06-13 Nick Clifton <nickc@redhat.com>
817
818 PR gas/15602
819 * config/tc-m68k.h (TC_CHECK_ADJUSTED_BROKEN_DOT_WORD): Define.
820 * config/tc-m68k.c (tc_m68k_check_adjusted_broken_word): New
821 function. Generates an error if the adjusted offset is out of a
822 16-bit range.
823
5d5755a7
SL
8242013-06-12 Sandra Loosemore <sandra@codesourcery.com>
825
826 * config/tc-nios2.c (md_apply_fix): Mask constant
827 BFD_RELOC_NIOS2_HIADJ16 value to 16 bits.
828
3bf0dbfb
MR
8292013-06-10 Maciej W. Rozycki <macro@codesourcery.com>
830
831 * config/tc-mips.c (append_insn): Don't do branch relaxation for
832 MIPS-3D instructions either.
833 (md_convert_frag): Update the COPx branch mask accordingly.
834
835 * config/tc-mips.c (md_show_usage): Document --[no-]relax-branch
836 option.
837 * doc/as.texinfo (Overview): Add --relax-branch and
838 --no-relax-branch.
839 * doc/c-mips.texi (MIPS Opts): Document --relax-branch and
840 --no-relax-branch.
841
9daf7bab
SL
8422013-06-09 Sandra Loosemore <sandra@codesourcery.com>
843
844 * config/tc-nios2.c (nios2_parse_args): Allow trap argument to
845 omitted.
846
d301a56b
RS
8472013-06-08 Catherine Moore <clm@codesourcery.com>
848
849 * config/tc-mips.c (is_opcode_valid): Build ASE mask.
850 (is_opcode_valid_16): Pass ase value to opcode_is_member.
851 (append_insn): Change INSN_xxxx to ASE_xxxx.
852
7bab7634
DC
8532013-06-01 George Thomas <george.thomas@atmel.com>
854
855 * gas/config/tc-avr.c: Change ISA for devices with USB support to
856 AVR_ISA_XMEGAU
857
f60cf82f
L
8582013-05-31 H.J. Lu <hongjiu.lu@intel.com>
859
860 * config/tc-i386.c (md_begin): Don't align text/data/bss sections
861 for ELF.
862
a3f278e2
CM
8632013-05-31 Paul Brook <paul@codesourcery.com>
864
865 gas/
866 * config/tc-mips.c (s_ehword): New.
867
067ec077
CM
8682013-05-30 Paul Brook <paul@codesourcery.com>
869
870 * config/tc-mips.c (md_apply_fix): Support BFD_RELOC_MIPS_EH.
871
d6101ac2
MR
8722013-05-29 Maciej W. Rozycki <macro@codesourcery.com>
873
874 * write.c (resolve_reloc_expr_symbols): On REL targets don't
875 convert relocs who have no relocatable field either. Rephrase
876 the conditional so that the PC-relative check is only applied
877 for REL targets.
878
f19ccbda
MR
8792013-05-28 Chao-ying Fu <Chao-ying.Fu@imgtec.com>
880
881 * config/tc-mips.c (macro) <ld>: Don't use $zero for address
882 calculation.
883
418009c2
YZ
8842013-05-28 Yufeng Zhang <yufeng.zhang@arm.com>
885
886 * config/tc-aarch64.c (reloc_table): Update to use
477330fc 887 BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE21 instead of
418009c2
YZ
888 BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE.
889 (md_apply_fix): Likewise.
890 (aarch64_force_relocation): Likewise.
891
0a8897c7
KT
8922013-05-28 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
893
894 * config/tc-arm.c (it_fsm_post_encode): Improve
895 warning messages about deprecated IT block formats.
896
89d2a2a3
MS
8972013-05-28 Marcus Shawcroft <marcus.shawcroft@arm.com>
898
899 * config/tc-aarch64.c (md_apply_fix): Move value range checking
900 inside fx_done condition.
901
c77c0862
RS
9022013-05-22 Jürgen Urban <JuergenUrban@gmx.de>
903
904 * config/tc-mips.c (macro): Handle M_LQC2_AB and M_SQC2_AB.
905
c0637f3a
PB
9062013-05-20 Peter Bergner <bergner@vnet.ibm.com>
907
908 * config/tc-ppc.c (ppc_setup_opcodes): Use new_seg to fix error
909 and clean up warning when using PRINT_OPCODE_TABLE.
910
5656a981
AM
9112013-05-20 Alan Modra <amodra@gmail.com>
912
913 * config/tc-ppc.c (md_apply_fix): Hoist code common to insn
914 and data fixups performing shift/high adjust/sign extension on
915 fieldval. Sink fx_pcrel handling and checks. Use fixP->fx_size
916 when writing data fixups rather than recalculating size.
917
997b26e8
JBG
9182013-05-16 Jan-Benedict Glaw <jbglaw@lug-owl.de>
919
920 * doc/c-msp430.texi: Fix typo.
921
9f6e76f4
TG
9222013-05-16 Tristan Gingold <gingold@adacore.com>
923
924 * config/tc-ppc.c (ppc_is_toc_sym): Symbols of class XMC_TC
925 are also TOC symbols.
926
638d3803
NC
9272013-05-16 Nick Clifton <nickc@redhat.com>
928
929 * config/tc-msp430.c: Make -mmcu recognise more part numbers.
930 Add -mcpu command to specify core type.
997b26e8 931 * doc/c-msp430.texi: Update documentation.
638d3803 932
b015e599
AP
9332013-05-09 Andrew Pinski <apinski@cavium.com>
934
935 * config/tc-mips.c (struct mips_set_options): New ase_virt field.
936 (mips_opts): Update for the new field.
937 (file_ase_virt): New variable.
938 (ISA_SUPPORTS_VIRT_ASE): New macro.
939 (ISA_SUPPORTS_VIRT64_ASE): New macro.
940 (MIPS_CPU_ASE_VIRT): New define.
941 (is_opcode_valid): Handle ase_virt.
942 (macro_build): Handle "+J".
943 (validate_mips_insn): Likewise.
944 (mips_ip): Likewise.
945 (enum options): Add OPTION_VIRT and OPTION_NO_VIRT.
946 (md_longopts): Add mvirt and mnovirt
947 (md_parse_option): Handle OPTION_VIRT and OPTION_NO_VIRT.
948 (mips_after_parse_args): Handle ase_virt field.
949 (s_mipsset): Handle "virt" and "novirt".
950 (mips_elf_final_processing): Add a comment about virt ASE might need
951 a new flag.
952 (md_show_usage): Print out the usage of -mvirt and mno-virt options.
953 * doc/c-mips.texi: Document -mvirt and -mno-virt.
954 Document ".set virt" and ".set novirt".
955
da8094d7
AM
9562013-05-09 Alan Modra <amodra@gmail.com>
957
958 * config/tc-ppc.c (md_apply_fix): Sign extend fieldval under
959 control of operand flag bits.
960
c5f8c205
AM
9612013-05-07 Alan Modra <amodra@gmail.com>
962
963 * config/tc-ppc.c (PPC_VLE_SPLIT16A): Delete unused macro.
964 (PPC_VLE_SPLIT16D, PPC_VLE_LO16A, PPC_VLE_LO16D): Likewise.
965 (PPC_VLE_HI16A, PPC_VLE_HI16D): Likewise.
966 (PPC_VLE_HA16A, PPC_VLE_HA16D): Likewise.
967 (md_apply_fix): Set fx_no_overflow for assorted relocations.
968 Shift and sign-extend fieldval for use by some VLE reloc
969 operand->insert functions.
970
b47468a6
CM
9712013-05-06 Paul Brook <paul@codesourcery.com>
972 Catherine Moore <clm@codesourcery.com>
973
c5f8c205
AM
974 * config/tc-mips.c (md_pcrel_from): Handle BFD_RELOC_32_PCREL.
975 (limited_pcrel_reloc_p): Likewise.
b47468a6
CM
976 (md_apply_fix): Likewise.
977 (tc_gen_reloc): Likewise.
978
2de39019
CM
9792013-05-06 Richard Sandiford <rdsandiford@googlemail.com>
980
981 * config/tc-mips.c (limited_pcrel_reloc_p): New function.
982 (mips_fix_adjustable): Adjust pc-relative check to use
983 limited_pc_reloc_p.
984
754e2bb9
RS
9852013-05-02 Richard Sandiford <rdsandiford@googlemail.com>
986
987 * config/tc-mips.c (mips_pseudo_table): Add stabd and stabs entries.
988 (s_mips_stab): Do not restrict to stabn only.
989
13761a11
NC
9902013-05-02 Nick Clifton <nickc@redhat.com>
991
992 * config/tc-msp430.c: Add support for the MSP430X architecture.
993 Add code to insert a NOP instruction after any instruction that
994 might change the interrupt state.
995 Add support for the LARGE memory model.
996 Add code to initialise the .MSP430.attributes section.
997 * config/tc-msp430.h: Add support for the MSP430X architecture.
998 * doc/c-msp430.texi: Document the new -mL and -mN command line
999 options.
1000 * NEWS: Mention support for the MSP430X architecture.
1001
df26367c
MR
10022013-05-01 Maciej W. Rozycki <macro@codesourcery.com>
1003
1004 * configure.tgt: Replace alpha*-*-linuxecoff* pattern with
1005 alpha*-*-linux*ecoff*.
1006
f02d8318
CF
10072013-04-30 Chao-ying Fu <Chao-ying.Fu@imgtec.com>
1008
1009 * config/tc-mips.c (mips_ip): Add sizelo.
1010 For "+C", "+G", and "+H", set sizelo and compare against it.
1011
b40bf0a2
NC
10122013-04-29 Nick Clifton <nickc@redhat.com>
1013
1014 * as.c (Options): Add -gdwarf-sections.
1015 (parse_args): Likewise.
1016 * as.h (flag_dwarf_sections): Declare.
1017 * dwarf2dbg.c (emit_fixed_inc_line_addr): Skip section changes.
1018 (process_entries): When -gdwarf-sections is enabled generate
1019 fragmentary .debug_line sections.
1020 (out_debug_line): Set the section for the .debug_line section end
1021 symbol.
1022 * doc/as.texinfo: Document -gdwarf-sections.
1023 * NEWS: Mention -gdwarf-sections.
1024
8eeccb77 10252013-04-26 Christian Groessler <chris@groessler.org>
00a3147e
CG
1026
1027 * config/tc-z8k.c (md_parse_option): Set z8k_target_from_cmdline
1028 according to the target parameter. Don't call s_segm since s_segm
1029 calls bfd_set_arch_mach using stdoutput, but stdoutput isn't
1030 initialized yet.
1031 (md_begin): Call s_segm according to target parameter from command
1032 line.
1033
49926cd0
AM
10342013-04-25 Alan Modra <amodra@gmail.com>
1035
1036 * configure.in: Allow little-endian linux.
1037 * configure: Regenerate.
1038
e3031850
SL
10392013-04-24 Sandra Loosemore <sandra@codesourcery.com>
1040
1041 * config/tc-nios2.c (nios2_control_register_arg_p): Rename
1042 "fstatus" control register to "eccinj".
1043
cb948fc0
KT
10442013-04-19 Kai Tietz <ktietz@redhat.com>
1045
1046 * configure.tgt (i386-*-cygwin): Handle x86_64 cygwin.
1047
4455e9ad
JB
10482013-04-15 Julian Brown <julian@codesourcery.com>
1049
1050 * expr.c (add_to_result, subtract_from_result): Make global.
1051 * expr.h (add_to_result, subtract_from_result): Add prototypes.
1052 * config/tc-sh.c (sh_optimize_expr): Use add_to_result,
1053 subtract_from_result to handle extra bit of precision for .sleb128
1054 directive operands.
1055
956a6ba3
JB
10562013-04-10 Julian Brown <julian@codesourcery.com>
1057
1058 * read.c (convert_to_bignum): Add sign parameter. Use it
1059 instead of X_unsigned to determine sign of resulting bignum.
1060 (emit_expr): Pass extra argument to convert_to_bignum.
1061 (emit_leb128_expr): Use X_extrabit instead of X_unsigned. Pass
1062 X_extrabit to convert_to_bignum.
1063 (parse_bitfield_cons): Set X_extrabit.
1064 * expr.c (make_expr_symbol, expr_build_uconstant, operand):
1065 Initialise X_extrabit field as appropriate.
1066 (add_to_result): New.
1067 (subtract_from_result): New.
1068 (expr): Use above.
1069 * expr.h (expressionS): Add X_extrabit field.
1070
eb9f3f00
JB
10712013-04-10 Jan Beulich <jbeulich@suse.com>
1072
1073 * gas/config/tc-arm.c (encode_arm_addr_mode_3): Only reject base
1074 register being PC when is_t or writeback, and use distinct
1075 diagnostic for the latter case.
1076
ccb84d65
JB
10772013-04-10 Jan Beulich <jbeulich@suse.com>
1078
1079 * gas/config/tc-arm.c (parse_operands): Re-write
1080 po_barrier_or_imm().
1081 (do_barrier): Remove bogus constraint().
1082 (do_t_barrier): Remove.
1083
4d13caa0
NC
10842013-04-09 Joerg Wunsch <joerg.wunsch@atmel.com>
1085
1086 * gas/config/tc-avr.c (mcu_types): Add ATmega64RFR2,
1087 ATmega644RFR2, ATmega128RFR2, ATmega1284RFR2, ATmega256RFR2,
1088 ATmega2564RFR2
1089 * gas/doc/c-avr.texi (-mmcu documentation): Likewise.
1090
16d02dc9
JB
10912013-04-09 Jan Beulich <jbeulich@suse.com>
1092
1093 * gas/config/tc-arm.c (do_vmrs): Accept all control registers.
1094 Use local variable Rt in more places.
1095 (do_vmsr): Accept all control registers.
1096
05ac0ffb
JB
10972013-04-09 Jan Beulich <jbeulich@suse.com>
1098
1099 * gas/config/tc-arm.c (do_neon_mov): Fake an instruction suffix
1100 if there was none specified for moves between scalar and core
1101 register.
1102
2d51fb74
JB
11032013-04-09 Jan Beulich <jbeulich@suse.com>
1104
1105 * gas/config/tc-arm.c (do_neon_ldx_stx): Reject VSTn in the
1106 NEON_ALL_LANES case.
1107
94dcf8bf
JB
11082013-04-08 Jan Beulich <jbeulich@suse.com>
1109
1110 * gas/config/tc-arm.c (do_neon_ldr_str): Correct disgnostics for
1111 PC-relative VSTR.
1112
1472d06f
JB
11132013-04-08 Jan Beulich <jbeulich@suse.com>
1114
1115 * gas/config/tc-arm.c (reg_names): Convert duplicate SP_fiq
1116 entry to sp_fiq.
1117
0c76cae8
AM
11182013-04-03 Alan Modra <amodra@gmail.com>
1119
1120 * doc/as.texinfo: Add support to generate man options for h8300.
1121 * doc/c-h8300.texi: Likewise.
1122
92eb40d9
RR
11232013-03-28 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
1124
1125 * config/tc-arm.c (arm_cpus): Add support for Cortex-A53 and
1126 Cortex-A57.
1127
51dcdd4d
NC
11282013-03-27 Alexis Deruelle <alexis.deruelle@gmail.com>
1129
1130 PR binutils/15068
1131 * config/tc-tic6x.c (tic6x_try_encode): Add use of bitfields array.
1132
c5d685bf
NC
11332013-03-26 Nick Clifton <nickc@redhat.com>
1134
9b978282
NC
1135 PR gas/15295
1136 * listing.c (rebuffer_line): Rewrite to avoid seeking back to the
1137 start of the file each time.
1138
c5d685bf
NC
1139 PR gas/15178
1140 * config/tc-sparc.h (ELF_TARGET_FORMAT): Set to elf32-sparc for
1141 FreeBSD targets.
1142
9699c833
TG
11432013-03-26 Douglas B Rupp <rupp@gnat.com>
1144
1145 * config/tc-ia64.c (emit_one_bundle): Move last_slot adjustment
1146 after fixup.
1147
4755303e
WN
11482013-03-21 Will Newton <will.newton@linaro.org>
1149
1150 * config/tc-arm.c (encode_thumb32_addr_mode): Emit an error for all
1151 pc-relative str instructions in Thumb mode.
1152
81f5558e
NC
11532013-03-21 Michael Schewe <michael.schewe@gmx.net>
1154
1155 * config/tc-h8300.c (do_a_fix_imm): Add relaxation of mov
1156 @(disp:32,ERx) to mov @(disp:16,ERx) insns by new reloc
1157 R_H8_DISP32A16.
1158 * config/tc-h8300.h: Remove duplicated defines.
1159
71863e73
NC
11602013-03-21 Senthil Kumar Selvaraj <senthil_kumar.selvaraj@atmel.com>
1161
1162 PR gas/15282
1163 * tc-avr.c (mcu_has_3_byte_pc): New function.
1164 (tc_cfi_frame_initial_instructions): Call it to find return
1165 address size.
1166
795b8e6b
NC
11672013-03-20 Alexis Deruelle <alexis.deruelle@gmail.com>
1168
1169 PR gas/15095
1170 * config/tc-tic6x.c (tic6x_try_encode): Handle
1171 tic6x_coding_dreg_(msb|lsb) field coding types and use it to
1172 encode register pair numbers when required.
1173
ba86b375
WN
11742013-03-15 Will Newton <will.newton@linaro.org>
1175
1176 * config/tc-arm.c (do_neon_ldr_str): Fix error check for PC register
1177 in vstr in Thumb mode for pre-ARMv7 cores.
1178
9e6f3811
AS
11792013-03-14 Andreas Schwab <schwab@suse.de>
1180
1181 * doc/c-arc.texi (ARC Directives): Revert last change and use
1182 @itemize instead of @table.
1183 * doc/c-arm.texi (ARM-Instruction-Set): Likewise.
1184
b10bf8c5
NC
11852013-03-14 Nick Clifton <nickc@redhat.com>
1186
1187 PR gas/15273
1188 * config/tc-arm.c (do_co_reg): Do not call check_obsolete with a
1189 NULL message, instead just check ARM_CPU_IS_ANY directly.
1190
ba724cfc
NC
11912013-03-14 Nick Clifton <nickc@redhat.com>
1192
1193 PR gas/15212
9e6f3811 1194 * doc/c-arc.texi (ARC Directives): Use @code instead of @bullet
ba724cfc
NC
1195 for table format.
1196 * doc/c-arm.texi (ARM-Instruction-Set): Likewise. Also add text
1197 to the @item directives.
1198 (ARM-Neon-Alignment): Move to correct place in the document.
1199 * doc/c-cr16.texi (CR16 Operand Qualifiers): Fix up table
1200 formatting.
1201 * doc/c-tic54x.texi (TIC54X-Subsyms): Correct use of
1202 @smallexample.
1203
531a94fd
SL
12042013-03-12 Sebastian Huber <sebastian.huber@embedded-brains.de>
1205
1206 * config/tc-nios2.c (nios2_consume_arg): Delete 'k' case. Add 'o'
1207 case. Add default BAD_CASE to switch.
1208
dad60f8e
SL
12092013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>
1210
1211 * config/tc-nios2.c (nios2_assemble_args_ds): New function.
1212 (nios2_arg_info_structs): Add "d,s" and "d,s,E" entries.
1213
dd5181d5
KT
12142013-03-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
1215
1216 * config/tc-arm.c (crc_ext_armv8): New feature set.
1217 (UNPRED_REG): New macro.
1218 (do_crc32_1): New function.
1219 (do_crc32b, do_crc32h, do_crc32w, do_crc32cb,
1220 do_crc32ch, do_crc32cw): Likewise.
1221 (TUEc): New macro.
1222 (insns): Add entries for crc32 mnemonics.
1223 (arm_extensions): Add entry for crc.
1224
8e723a10
CLT
12252013-03-08 Chung-Lin Tang <cltang@codesourcery.com>
1226
1227 * write.h (struct fix): Add fx_dot_frag field.
1228 (dot_frag): Declare.
1229 * write.c (dot_frag): New variable.
1230 (fix_new_internal): Set fx_dot_frag field with dot_frag.
1231 (fixup_segment): Base calculation of fx_offset with fx_dot_frag.
1232 * expr.c (expr): Save value of frag_now in dot_frag when setting
1233 dot_value.
1234 * read.c (emit_expr): Likewise. Delete comments.
1235
be05d201
L
12362013-03-07 H.J. Lu <hongjiu.lu@intel.com>
1237
1238 * config/tc-i386.c (flag_code_names): Removed.
1239 (i386_index_check): Rewrote.
1240
62b0d0d5
YZ
12412013-03-05 Yufeng Zhang <yufeng.zhang@arm.com>
1242
1243 * config/tc-aarch64.c (aarch64_imm_float_p): Rename 'e' to 'pattern';
1244 add comment.
1245 (aarch64_double_precision_fmovable): New function.
1246 (parse_aarch64_imm_float): Add parameter 'dp_p'; call the new
1247 function; handle hexadecimal representation of IEEE754 encoding.
1248 (parse_operands): Update the call to parse_aarch64_imm_float.
1249
165de32a
L
12502013-02-28 H.J. Lu <hongjiu.lu@intel.com>
1251
1252 * config/tc-i386.c (_i386_insn): Replace have_hle with hle_prefix.
1253 (check_hle): Updated.
1254 (md_assemble): Likewise.
1255 (parse_insn): Likewise.
1256
d5de92cf
L
12572013-02-28 H.J. Lu <hongjiu.lu@intel.com>
1258
1259 * config/tc-i386.c (_i386_insn): Add rep_prefix.
9e6f3811 1260 (md_assemble): Check if REP prefix is OK.
d5de92cf
L
1261 (parse_insn): Remove expecting_string_instruction. Set
1262 i.rep_prefix.
1263
e60bb1dd
YZ
12642013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
1265
1266 * config/tc-aarch64.c (aarch64_features): Add the 'crc' option.
1267
aeebdd9b
YZ
12682013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
1269
1270 * config/tc-aarch64.c (parse_sys_reg): Allow the full range of CRn
1271 for system registers.
1272
4107ae22
DD
12732013-02-27 DJ Delorie <dj@redhat.com>
1274
1275 * config/tc-rl78.c (reloc_function): Add %code -> BFD_RELOC_RL78_CODE.
1276 (rl78_op): Handle %code().
1277 (rl78_cons_fix_new): Likewise, but ignore for 20-bit operands.
1278 (tc_gen_reloc): Likwise; convert to a computed reloc.
1279 (md_apply_fix): Likewise.
1280
151fa98f
NC
12812013-02-25 Kaushik Phatak <Kaushik.Phatak@kpitcummins.com>
1282
1283 * config/rl78-parse.y: Fix encoding of DIVWU insn.
1284
70a8bc5b 12852013-02-25 Terry Guo <terry.guo@arm.com>
1286
1287 * config/tc-arm.c (arm_cpus): Add cortex-r7 entry.
1288 * doc/c-arm.texi: Add cortex-r7 and missing cortex-r5 to
1289 list of accepted CPUs.
1290
5c111e37
L
12912013-02-19 H.J. Lu <hongjiu.lu@intel.com>
1292
1293 PR gas/15159
1294 * config/tc-i386.c (cpu_arch): Add ".smap".
1295
1296 * doc/c-i386.texi: Document smap.
1297
8a75745d
MR
12982013-02-18 Maciej W. Rozycki <macro@codesourcery.com>
1299
1300 * config/tc-mips.c (s_cpload): Call mips_mark_labels and set
1301 mips_assembling_insn appropriately.
1302 (s_cpsetup, s_cprestore, s_cpreturn, s_cpadd): Likewise.
1303
79850f26
MR
13042013-02-18 Maciej W. Rozycki <macro@codesourcery.com>
1305
cf29fc61 1306 * config/tc-mips.c (append_insn): Correct indentation, remove
79850f26
MR
1307 extraneous braces.
1308
4c261dff
NC
13092013-02-15 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
1310
5c111e37 1311 * config/tc-arm.c (do_neon_mov): Break on NS_NULL.
4c261dff 1312
ea33f281
NC
13132013-02-15 Sebastian Huber <sebastian.huber@embedded-brains.de>
1314
1315 * configure.tgt: Add nios2-*-rtems*.
1316
a1ccaec9
YZ
13172013-02-14 Yufeng Zhang <yufeng.zhang@arm.com>
1318
1319 * config/tc-aarch64.c (md_begin): Change to check if 'name' is
1320 NULL.
1321
0aa27725
RS
13222013-02-09 Jürgen Urban <JuergenUrban@gmx.de>
1323
1324 * config/tc-mips.c (CPU_HAS_LDC1_SDC1): New macro.
1325 (macro): Use it. Assert that trunc.w.s is not used for r5900.
1326
da4339ed
NC
13272013-02-08 Yi-Hsiu, Hsu <ahsu@marvell.com>
1328
1329 * gas/config/tc-arm.c (arm_cpus): Add support for mcpu=marvell-pj4
1330 core.
1331
36591ba1 13322013-02-06 Sandra Loosemore <sandra@codesourcery.com>
5c111e37 1333 Andrew Jenner <andrew@codesourcery.com>
36591ba1
SL
1334
1335 Based on patches from Altera Corporation.
1336
1337 * Makefile.am (TARGET_CPU_CFILES): Add config/tc-nios2.c.
1338 (TARGET_CPU_HFILES): Add config/tc-nios2.h.
1339 * Makefile.in: Regenerated.
1340 * configure.tgt: Add case for nios2*-linux*.
1341 * config/obj-elf.c: Conditionally include elf/nios2.h.
1342 * config/tc-nios2.c: New file.
1343 * config/tc-nios2.h: New file.
1344 * doc/Makefile.am (CPU_DOCS): Add c-nios2.texi.
1345 * doc/Makefile.in: Regenerated.
1346 * doc/all.texi: Set NIOSII.
1347 * doc/as.texinfo (Overview): Add Nios II options.
1348 (Machine Dependencies): Include c-nios2.texi.
1349 * doc/c-nios2.texi: New file.
1350 * NEWS: Note Altera Nios II support.
1351
94d4433a
AM
13522013-02-06 Alan Modra <amodra@gmail.com>
1353
1354 PR gas/14255
1355 * config/tc-avr.h (TC_VALIDATE_FIX): Mark symbol used by reloc.
1356 Don't skip fixups with fx_subsy non-NULL.
1357 * config/tc-avr.c (tc_gen_reloc): Don't specially handle fixups
1358 with fx_subsy non-NULL.
1359
ace9af6f
L
13602013-02-04 H.J. Lu <hongjiu.lu@intel.com>
1361
1362 * doc/c-metag.texi: Add "@c man" markers.
1363
89d67ed9
AM
13642013-02-04 Alan Modra <amodra@gmail.com>
1365
1366 * write.c (fixup_segment): Return void. Delete seg_reloc_count
1367 related code.
1368 (TC_ADJUST_RELOC_COUNT): Delete.
1369 * config/tc-i960.h (TC_ADJUST_RELOC_COUNT): Delete.
1370
89072bd6
AM
13712013-02-04 Alan Modra <amodra@gmail.com>
1372
1373 * po/POTFILES.in: Regenerate.
1374
f9b2d544
NC
13752013-01-30 Markos Chandras <markos.chandras@imgtec.com>
1376
1377 * config/tc-metag.c: Make SWAP instruction less permissive with
1378 its operands.
1379
392ca752
DD
13802013-01-29 DJ Delorie <dj@redhat.com>
1381
1382 * config/tc-rl78.c (rl78_cons_fix_new): Handle user-specified
1383 relocs in .word/.etc statements.
1384
427d0db6
RM
13852013-01-29 Roland McGrath <mcgrathr@google.com>
1386
1387 * config/tc-arm.c (md_apply_fix): Use as_bad_where for "bad
1388 immediate value for 8-bit offset" error so it shows line info.
1389
4faf939a
JM
13902013-01-24 Joseph Myers <joseph@codesourcery.com>
1391
1392 * config/tc-ppc.c (md_assemble): Do not generate APUinfo sections
1393 for 64-bit output.
1394
78c8d46c
NC
13952013-01-24 Nick Clifton <nickc@redhat.com>
1396
1397 * config/tc-v850.c: Add support for e3v5 architecture.
1398 * doc/c-v850.texi: Mention new support.
1399
fb5b7503
NC
14002013-01-23 Nick Clifton <nickc@redhat.com>
1401
1402 PR gas/15039
1403 * config/tc-avr.c: Include dwarf2dbg.h.
1404
8ce3d284
L
14052013-01-18 H.J. Lu <hongjiu.lu@intel.com>
1406
1407 * config/tc-i386.c (reloc): Support size relocation only for ELF.
1408 (tc_i386_fix_adjustable): Likewise.
1409 (lex_got): Likewise.
1410 (tc_gen_reloc): Likewise.
1411
f5555712
YZ
14122013-01-17 Yufeng Zhang <yufeng.zhang@arm.com>
1413
1414 * config/tc-aarch64.c (output_operand_error_record): Change to output
1415 the out-of-range error message as value-expected message if there is
1416 only one single value in the expected range.
1417 (programmer_friendly_fixup): Remove the handling of 8-bit MOVI with
1418 LSL #0 as a programmer-friendly feature.
1419
8fd4256d
L
14202013-01-16 H.J. Lu <hongjiu.lu@intel.com>
1421
1422 * config/tc-i386.c (reloc): Support BFD_RELOC_SIZE32.
1423 (tc_i386_fix_adjustable): Keep symbol for BFD_RELOC_32_SIZE and
1424 BFD_RELOC_64_SIZE relocations.
1425 (lex_got): Support "symbol@SIZE" and don't create GOT symbol
1426 for it.
1427 (tc_gen_reloc): Resolve BFD_RELOC_SIZE32 and BFD_RELOC_SIZE64
1428 relocations against local symbols.
1429
a5840dce
AM
14302013-01-16 Alan Modra <amodra@gmail.com>
1431
1432 * config/tc-ppc.c (md_assemble <TE_PE>): Ignore line after
1433 finding some sort of toc syntax error, and break to avoid
1434 compiler uninit warning.
1435
af89796a
L
14362013-01-15 H.J. Lu <hongjiu.lu@intel.com>
1437
1438 PR gas/15019
1439 * config/tc-i386.c (lex_got): Increment length by 1 if the
1440 relocation token is removed.
1441
dd42f060
NC
14422013-01-15 Nick Clifton <nickc@redhat.com>
1443
1444 * config/tc-v850.c (md_assemble): Allow signed values for
1445 V850E_IMMEDIATE.
1446
464e3686
SK
14472013-01-11 Sean Keys <skeys@ipdatasys.com>
1448
1449 * config/tc-xgate.c (md_begin): Fix mistake made when going from
af89796a 1450 git to cvs.
464e3686 1451
5817ffd1
PB
14522013-01-10 Peter Bergner <bergner@vnet.ibm.com>
1453
1454 * doc/as.texinfo (Target PowerPC): Document -mpower8 and -mhtm.
1455 * doc/c-ppc.texi (PowerPC-Opts): Likewise.
1456 * config/tc-ppc.c (md_show_usage): Likewise.
1457 (ppc_handle_align): Handle power8's group ending nop.
1458
f4b1f6a9
SK
14592013-01-10 Sean Keys <skeys@ipdatasys.com>
1460
1461 * config/tc-xgate.c (md_begin): Fix the printing of opcodes so
af89796a 1462 that the assember exits after the opcodes have been printed.
f4b1f6a9 1463
34bca508
L
14642013-01-10 H.J. Lu <hongjiu.lu@intel.com>
1465
1466 * app.c: Remove trailing white spaces.
1467 * as.c: Likewise.
1468 * as.h: Likewise.
1469 * cond.c: Likewise.
1470 * dw2gencfi.c: Likewise.
1471 * dwarf2dbg.h: Likewise.
1472 * ecoff.c: Likewise.
1473 * input-file.c: Likewise.
1474 * itbl-lex.h: Likewise.
1475 * output-file.c: Likewise.
1476 * read.c: Likewise.
1477 * sb.c: Likewise.
1478 * subsegs.c: Likewise.
1479 * symbols.c: Likewise.
1480 * write.c: Likewise.
1481 * config/tc-i386.c: Likewise.
1482 * doc/Makefile.am: Likewise.
1483 * doc/Makefile.in: Likewise.
1484 * doc/c-aarch64.texi: Likewise.
1485 * doc/c-alpha.texi: Likewise.
1486 * doc/c-arc.texi: Likewise.
1487 * doc/c-arm.texi: Likewise.
1488 * doc/c-avr.texi: Likewise.
1489 * doc/c-bfin.texi: Likewise.
1490 * doc/c-cr16.texi: Likewise.
1491 * doc/c-d10v.texi: Likewise.
1492 * doc/c-d30v.texi: Likewise.
1493 * doc/c-h8300.texi: Likewise.
1494 * doc/c-hppa.texi: Likewise.
1495 * doc/c-i370.texi: Likewise.
1496 * doc/c-i386.texi: Likewise.
1497 * doc/c-i860.texi: Likewise.
1498 * doc/c-m32c.texi: Likewise.
1499 * doc/c-m32r.texi: Likewise.
1500 * doc/c-m68hc11.texi: Likewise.
1501 * doc/c-m68k.texi: Likewise.
1502 * doc/c-microblaze.texi: Likewise.
1503 * doc/c-mips.texi: Likewise.
1504 * doc/c-msp430.texi: Likewise.
1505 * doc/c-mt.texi: Likewise.
1506 * doc/c-s390.texi: Likewise.
1507 * doc/c-score.texi: Likewise.
1508 * doc/c-sh.texi: Likewise.
1509 * doc/c-sh64.texi: Likewise.
1510 * doc/c-tic54x.texi: Likewise.
1511 * doc/c-tic6x.texi: Likewise.
1512 * doc/c-v850.texi: Likewise.
1513 * doc/c-xc16x.texi: Likewise.
1514 * doc/c-xgate.texi: Likewise.
1515 * doc/c-xtensa.texi: Likewise.
1516 * doc/c-z80.texi: Likewise.
1517 * doc/internals.texi: Likewise.
1518
4c665b71
RM
15192013-01-10 Roland McGrath <mcgrathr@google.com>
1520
1521 * hash.c (hash_new_sized): Make it global.
1522 * hash.h: Declare it.
1523 * macro.c (define_macro): Use hash_new_sized instead of hash_new,
1524 pass a small size.
1525
a3c62988
NC
15262013-01-10 Will Newton <will.newton@imgtec.com>
1527
1528 * Makefile.am: Add Meta.
1529 * Makefile.in: Regenerate.
1530 * config/tc-metag.c: New file.
1531 * config/tc-metag.h: New file.
1532 * configure.tgt: Add Meta.
1533 * doc/Makefile.am: Add Meta.
1534 * doc/Makefile.in: Regenerate.
1535 * doc/all.texi: Add Meta.
1536 * doc/as.texiinfo: Document Meta options.
1537 * doc/c-metag.texi: New file.
1538
b37df7c4
SE
15392013-01-09 Steve Ellcey <sellcey@mips.com>
1540
1541 * config/tc-i386.c (md_begin): Remove 'internal Error' from as_fatal
1542 calls.
1543 * config/tc-mips.c (internalError): Remove, replace with abort.
1544
a3251895
YZ
15452013-01-08 Yufeng Zhang <yufeng.zhang@arm.com>
1546
1547 * config/tc-aarch64.c (parse_operands): Change to compare the result
1548 of function call 'parse_sys_reg' with 'PARSE_FAIL' instead of 'FALSE'.
1549
8ab8155f
NC
15502013-01-07 Nick Clifton <nickc@redhat.com>
1551
1552 PR gas/14887
1553 * config/tc-arm.c (skip_past_char): Skip whitespace before the
1554 anticipated character.
1555 * config/tc-arm.c (parse_address_main): Delete skip of whitespace
1556 here as it is no longer needed.
1557
a4ac1c42
AS
15582013-01-06 Andreas Schwab <schwab@linux-m68k.org>
1559
1560 * doc/c-mips.texi (MIPS Opts): Fix use of @itemx.
1561 * doc/c-score.texi (SCORE-Opts): Likewise.
1562 * doc/c-tic54x.texi (TIC54X-Directives): Likewise.
1563
e407c74b
NC
15642013-01-04 Juergen Urban <JuergenUrban@gmx.de>
1565
1566 * config/tc-mips.c: Add support for MIPS r5900.
1567 Add M_LQ_AB and M_SQ_AB to support large values for instructions
1568 lq and sq.
1569 (can_swap_branch_p, get_append_method): Detect some conditional
1570 short loops to fix a bug on the r5900 by NOP in the branch delay
1571 slot.
1572 (M_MUL): Support 3 operands in multu on r5900.
1573 (M_TRUNCWS): Support trunc.w.s on r5900 in MIPS ISA I.
1574 (s_mipsset): Force 32 bit floating point on r5900.
1575 (mips_ip): Check parameter range of instructions mfps and mtps on
1576 r5900.
1577 * configure.in: Detect CPU type when target string contains r5900
1578 (e.g. mips64r5900el-linux-gnu).
1579
62658407
L
15802013-01-02 H.J. Lu <hongjiu.lu@intel.com>
1581
1582 * as.c (parse_args): Update copyright year to 2013.
1583
95830fd1
YZ
15842013-01-02 Yufeng Zhang <yufeng.zhang@arm.com>
1585
1586 * config/tc-aarch64.c (aarch64_cpus): Add entries for "cortex-a53"
1587 and "cortex57".
1588
517bb291 15892013-01-02 Nick Clifton <nickc@redhat.com>
d709e4e6 1590
517bb291
NC
1591 PR gas/14987
1592 * config/tc-arm.c (parse_address_main): Skip whitespace before a
1593 closing bracket.
d709e4e6 1594
517bb291 1595For older changes see ChangeLog-2012
08d56133 1596\f
517bb291 1597Copyright (C) 2013 Free Software Foundation, Inc.
752937aa
NC
1598
1599Copying and distribution of this file, with or without modification,
1600are permitted in any medium without royalty provided the copyright
1601notice and this notice are preserved.
1602
08d56133
NC
1603Local Variables:
1604mode: change-log
1605left-margin: 8
1606fill-column: 74
1607version-control: never
1608End: