]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
projects / thirdparty / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
gas/
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
ccb84d65
JB		 12013-04-10 Jan Beulich <jbeulich@suse.com>
2
3 * gas/config/tc-arm.c (parse_operands): Re-write
4 po_barrier_or_imm().
5 (do_barrier): Remove bogus constraint().
6 (do_t_barrier): Remove.
7
4d13caa0
NC		 82013-04-09 Joerg Wunsch <joerg.wunsch@atmel.com>
9
10 * gas/config/tc-avr.c (mcu_types): Add ATmega64RFR2,
11 ATmega644RFR2, ATmega128RFR2, ATmega1284RFR2, ATmega256RFR2,
12 ATmega2564RFR2
13 * gas/doc/c-avr.texi (-mmcu documentation): Likewise.
14
16d02dc9
JB		 152013-04-09 Jan Beulich <jbeulich@suse.com>
16
17 * gas/config/tc-arm.c (do_vmrs): Accept all control registers.
18 Use local variable Rt in more places.
19 (do_vmsr): Accept all control registers.
20
05ac0ffb
JB		 212013-04-09 Jan Beulich <jbeulich@suse.com>
22
23 * gas/config/tc-arm.c (do_neon_mov): Fake an instruction suffix
24 if there was none specified for moves between scalar and core
25 register.
26
2d51fb74
JB		 272013-04-09 Jan Beulich <jbeulich@suse.com>
28
29 * gas/config/tc-arm.c (do_neon_ldx_stx): Reject VSTn in the
30 NEON_ALL_LANES case.
31
94dcf8bf
JB		 322013-04-08 Jan Beulich <jbeulich@suse.com>
33
34 * gas/config/tc-arm.c (do_neon_ldr_str): Correct disgnostics for
35 PC-relative VSTR.
36
1472d06f
JB		 372013-04-08 Jan Beulich <jbeulich@suse.com>
38
39 * gas/config/tc-arm.c (reg_names): Convert duplicate SP_fiq
40 entry to sp_fiq.
41
0c76cae8
AM		 422013-04-03 Alan Modra <amodra@gmail.com>
43
44 * doc/as.texinfo: Add support to generate man options for h8300.
45 * doc/c-h8300.texi: Likewise.
46
92eb40d9
RR		 472013-03-28 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
48
49 * config/tc-arm.c (arm_cpus): Add support for Cortex-A53 and
50 Cortex-A57.
51
51dcdd4d
NC		 522013-03-27 Alexis Deruelle <alexis.deruelle@gmail.com>
53
54 PR binutils/15068
55 * config/tc-tic6x.c (tic6x_try_encode): Add use of bitfields array.
56
c5d685bf
NC		 572013-03-26 Nick Clifton <nickc@redhat.com>
58
9b978282
NC		 59 PR gas/15295
60 * listing.c (rebuffer_line): Rewrite to avoid seeking back to the
61 start of the file each time.
62
c5d685bf
NC		 63 PR gas/15178
64 * config/tc-sparc.h (ELF_TARGET_FORMAT): Set to elf32-sparc for
65 FreeBSD targets.
66
9699c833
TG		 672013-03-26 Douglas B Rupp <rupp@gnat.com>
68
69 * config/tc-ia64.c (emit_one_bundle): Move last_slot adjustment
70 after fixup.
71
4755303e
WN		 722013-03-21 Will Newton <will.newton@linaro.org>
73
74 * config/tc-arm.c (encode_thumb32_addr_mode): Emit an error for all
75 pc-relative str instructions in Thumb mode.
76
81f5558e
NC		 772013-03-21 Michael Schewe <michael.schewe@gmx.net>
78
79 * config/tc-h8300.c (do_a_fix_imm): Add relaxation of mov
80 @(disp:32,ERx) to mov @(disp:16,ERx) insns by new reloc
81 R_H8_DISP32A16.
82 * config/tc-h8300.h: Remove duplicated defines.
83
71863e73
NC		 842013-03-21 Senthil Kumar Selvaraj <senthil_kumar.selvaraj@atmel.com>
85
86 PR gas/15282
87 * tc-avr.c (mcu_has_3_byte_pc): New function.
88 (tc_cfi_frame_initial_instructions): Call it to find return
89 address size.
90
795b8e6b
NC		 912013-03-20 Alexis Deruelle <alexis.deruelle@gmail.com>
92
93 PR gas/15095
94 * config/tc-tic6x.c (tic6x_try_encode): Handle
95 tic6x_coding_dreg_(msb|lsb) field coding types and use it to
96 encode register pair numbers when required.
97
ba86b375
WN		 982013-03-15 Will Newton <will.newton@linaro.org>
99
100 * config/tc-arm.c (do_neon_ldr_str): Fix error check for PC register
101 in vstr in Thumb mode for pre-ARMv7 cores.
102
9e6f3811
AS		 1032013-03-14 Andreas Schwab <schwab@suse.de>
104
105 * doc/c-arc.texi (ARC Directives): Revert last change and use
106 @itemize instead of @table.
107 * doc/c-arm.texi (ARM-Instruction-Set): Likewise.
108
b10bf8c5
NC		 1092013-03-14 Nick Clifton <nickc@redhat.com>
110
111 PR gas/15273
112 * config/tc-arm.c (do_co_reg): Do not call check_obsolete with a
113 NULL message, instead just check ARM_CPU_IS_ANY directly.
114
ba724cfc
NC		 1152013-03-14 Nick Clifton <nickc@redhat.com>
116
117 PR gas/15212
9e6f3811 118 * doc/c-arc.texi (ARC Directives): Use @code instead of @bullet
ba724cfc
NC		 119 for table format.
120 * doc/c-arm.texi (ARM-Instruction-Set): Likewise. Also add text
121 to the @item directives.
122 (ARM-Neon-Alignment): Move to correct place in the document.
123 * doc/c-cr16.texi (CR16 Operand Qualifiers): Fix up table
124 formatting.
125 * doc/c-tic54x.texi (TIC54X-Subsyms): Correct use of
126 @smallexample.
127
531a94fd
SL		 1282013-03-12 Sebastian Huber <sebastian.huber@embedded-brains.de>
129
130 * config/tc-nios2.c (nios2_consume_arg): Delete 'k' case. Add 'o'
131 case. Add default BAD_CASE to switch.
132
dad60f8e
SL		 1332013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>
134
135 * config/tc-nios2.c (nios2_assemble_args_ds): New function.
136 (nios2_arg_info_structs): Add "d,s" and "d,s,E" entries.
137
dd5181d5
KT		 1382013-03-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
139
140 * config/tc-arm.c (crc_ext_armv8): New feature set.
141 (UNPRED_REG): New macro.
142 (do_crc32_1): New function.
143 (do_crc32b, do_crc32h, do_crc32w, do_crc32cb,
144 do_crc32ch, do_crc32cw): Likewise.
145 (TUEc): New macro.
146 (insns): Add entries for crc32 mnemonics.
147 (arm_extensions): Add entry for crc.
148
8e723a10
CLT		 1492013-03-08 Chung-Lin Tang <cltang@codesourcery.com>
150
151 * write.h (struct fix): Add fx_dot_frag field.
152 (dot_frag): Declare.
153 * write.c (dot_frag): New variable.
154 (fix_new_internal): Set fx_dot_frag field with dot_frag.
155 (fixup_segment): Base calculation of fx_offset with fx_dot_frag.
156 * expr.c (expr): Save value of frag_now in dot_frag when setting
157 dot_value.
158 * read.c (emit_expr): Likewise. Delete comments.
159
be05d201
L		 1602013-03-07 H.J. Lu <hongjiu.lu@intel.com>
161
162 * config/tc-i386.c (flag_code_names): Removed.
163 (i386_index_check): Rewrote.
164
62b0d0d5
YZ		 1652013-03-05 Yufeng Zhang <yufeng.zhang@arm.com>
166
167 * config/tc-aarch64.c (aarch64_imm_float_p): Rename 'e' to 'pattern';
168 add comment.
169 (aarch64_double_precision_fmovable): New function.
170 (parse_aarch64_imm_float): Add parameter 'dp_p'; call the new
171 function; handle hexadecimal representation of IEEE754 encoding.
172 (parse_operands): Update the call to parse_aarch64_imm_float.
173
165de32a
L		 1742013-02-28 H.J. Lu <hongjiu.lu@intel.com>
175
176 * config/tc-i386.c (_i386_insn): Replace have_hle with hle_prefix.
177 (check_hle): Updated.
178 (md_assemble): Likewise.
179 (parse_insn): Likewise.
180
d5de92cf
L		 1812013-02-28 H.J. Lu <hongjiu.lu@intel.com>
182
183 * config/tc-i386.c (_i386_insn): Add rep_prefix.
9e6f3811 184 (md_assemble): Check if REP prefix is OK.
d5de92cf
L		 185 (parse_insn): Remove expecting_string_instruction. Set
186 i.rep_prefix.
187
e60bb1dd
YZ		 1882013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
189
190 * config/tc-aarch64.c (aarch64_features): Add the 'crc' option.
191
aeebdd9b
YZ		 1922013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
193
194 * config/tc-aarch64.c (parse_sys_reg): Allow the full range of CRn
195 for system registers.
196
4107ae22
DD		 1972013-02-27 DJ Delorie <dj@redhat.com>
198
199 * config/tc-rl78.c (reloc_function): Add %code -> BFD_RELOC_RL78_CODE.
200 (rl78_op): Handle %code().
201 (rl78_cons_fix_new): Likewise, but ignore for 20-bit operands.
202 (tc_gen_reloc): Likwise; convert to a computed reloc.
203 (md_apply_fix): Likewise.
204
151fa98f
NC		 2052013-02-25 Kaushik Phatak <Kaushik.Phatak@kpitcummins.com>
206
207 * config/rl78-parse.y: Fix encoding of DIVWU insn.
208
70a8bc5b 2092013-02-25 Terry Guo <terry.guo@arm.com>
210
211 * config/tc-arm.c (arm_cpus): Add cortex-r7 entry.
212 * doc/c-arm.texi: Add cortex-r7 and missing cortex-r5 to
213 list of accepted CPUs.
214
5c111e37
L		 2152013-02-19 H.J. Lu <hongjiu.lu@intel.com>
216
217 PR gas/15159
218 * config/tc-i386.c (cpu_arch): Add ".smap".
219
220 * doc/c-i386.texi: Document smap.
221
8a75745d
MR		 2222013-02-18 Maciej W. Rozycki <macro@codesourcery.com>
223
224 * config/tc-mips.c (s_cpload): Call mips_mark_labels and set
225 mips_assembling_insn appropriately.
226 (s_cpsetup, s_cprestore, s_cpreturn, s_cpadd): Likewise.
227
79850f26
MR		 2282013-02-18 Maciej W. Rozycki <macro@codesourcery.com>
229
cf29fc61 230 * config/tc-mips.c (append_insn): Correct indentation, remove
79850f26
MR		 231 extraneous braces.
232
4c261dff
NC		 2332013-02-15 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
234
5c111e37 235 * config/tc-arm.c (do_neon_mov): Break on NS_NULL.
4c261dff 236
ea33f281
NC		 2372013-02-15 Sebastian Huber <sebastian.huber@embedded-brains.de>
238
239 * configure.tgt: Add nios2-*-rtems*.
240
a1ccaec9
YZ		 2412013-02-14 Yufeng Zhang <yufeng.zhang@arm.com>
242
243 * config/tc-aarch64.c (md_begin): Change to check if 'name' is
244 NULL.
245
0aa27725
RS		 2462013-02-09 Jürgen Urban <JuergenUrban@gmx.de>
247
248 * config/tc-mips.c (CPU_HAS_LDC1_SDC1): New macro.
249 (macro): Use it. Assert that trunc.w.s is not used for r5900.
250
da4339ed
NC		 2512013-02-08 Yi-Hsiu, Hsu <ahsu@marvell.com>
252
253 * gas/config/tc-arm.c (arm_cpus): Add support for mcpu=marvell-pj4
254 core.
255
36591ba1 2562013-02-06 Sandra Loosemore <sandra@codesourcery.com>
5c111e37 257 Andrew Jenner <andrew@codesourcery.com>
36591ba1
SL		 258
259 Based on patches from Altera Corporation.
260
261 * Makefile.am (TARGET_CPU_CFILES): Add config/tc-nios2.c.
262 (TARGET_CPU_HFILES): Add config/tc-nios2.h.
263 * Makefile.in: Regenerated.
264 * configure.tgt: Add case for nios2*-linux*.
265 * config/obj-elf.c: Conditionally include elf/nios2.h.
266 * config/tc-nios2.c: New file.
267 * config/tc-nios2.h: New file.
268 * doc/Makefile.am (CPU_DOCS): Add c-nios2.texi.
269 * doc/Makefile.in: Regenerated.
270 * doc/all.texi: Set NIOSII.
271 * doc/as.texinfo (Overview): Add Nios II options.
272 (Machine Dependencies): Include c-nios2.texi.
273 * doc/c-nios2.texi: New file.
274 * NEWS: Note Altera Nios II support.
275
94d4433a
AM		 2762013-02-06 Alan Modra <amodra@gmail.com>
277
278 PR gas/14255
279 * config/tc-avr.h (TC_VALIDATE_FIX): Mark symbol used by reloc.
280 Don't skip fixups with fx_subsy non-NULL.
281 * config/tc-avr.c (tc_gen_reloc): Don't specially handle fixups
282 with fx_subsy non-NULL.
283
ace9af6f
L		 2842013-02-04 H.J. Lu <hongjiu.lu@intel.com>
285
286 * doc/c-metag.texi: Add "@c man" markers.
287
89d67ed9
AM		 2882013-02-04 Alan Modra <amodra@gmail.com>
289
290 * write.c (fixup_segment): Return void. Delete seg_reloc_count
291 related code.
292 (TC_ADJUST_RELOC_COUNT): Delete.
293 * config/tc-i960.h (TC_ADJUST_RELOC_COUNT): Delete.
294
89072bd6
AM		 2952013-02-04 Alan Modra <amodra@gmail.com>
296
297 * po/POTFILES.in: Regenerate.
298
f9b2d544
NC		 2992013-01-30 Markos Chandras <markos.chandras@imgtec.com>
300
301 * config/tc-metag.c: Make SWAP instruction less permissive with
302 its operands.
303
392ca752
DD		 3042013-01-29 DJ Delorie <dj@redhat.com>
305
306 * config/tc-rl78.c (rl78_cons_fix_new): Handle user-specified
307 relocs in .word/.etc statements.
308
427d0db6
RM		 3092013-01-29 Roland McGrath <mcgrathr@google.com>
310
311 * config/tc-arm.c (md_apply_fix): Use as_bad_where for "bad
312 immediate value for 8-bit offset" error so it shows line info.
313
4faf939a
JM		 3142013-01-24 Joseph Myers <joseph@codesourcery.com>
315
316 * config/tc-ppc.c (md_assemble): Do not generate APUinfo sections
317 for 64-bit output.
318
78c8d46c
NC		 3192013-01-24 Nick Clifton <nickc@redhat.com>
320
321 * config/tc-v850.c: Add support for e3v5 architecture.
322 * doc/c-v850.texi: Mention new support.
323
fb5b7503
NC		 3242013-01-23 Nick Clifton <nickc@redhat.com>
325
326 PR gas/15039
327 * config/tc-avr.c: Include dwarf2dbg.h.
328
8ce3d284
L		 3292013-01-18 H.J. Lu <hongjiu.lu@intel.com>
330
331 * config/tc-i386.c (reloc): Support size relocation only for ELF.
332 (tc_i386_fix_adjustable): Likewise.
333 (lex_got): Likewise.
334 (tc_gen_reloc): Likewise.
335
f5555712
YZ		 3362013-01-17 Yufeng Zhang <yufeng.zhang@arm.com>
337
338 * config/tc-aarch64.c (output_operand_error_record): Change to output
339 the out-of-range error message as value-expected message if there is
340 only one single value in the expected range.
341 (programmer_friendly_fixup): Remove the handling of 8-bit MOVI with
342 LSL #0 as a programmer-friendly feature.
343
8fd4256d
L		 3442013-01-16 H.J. Lu <hongjiu.lu@intel.com>
345
346 * config/tc-i386.c (reloc): Support BFD_RELOC_SIZE32.
347 (tc_i386_fix_adjustable): Keep symbol for BFD_RELOC_32_SIZE and
348 BFD_RELOC_64_SIZE relocations.
349 (lex_got): Support "symbol@SIZE" and don't create GOT symbol
350 for it.
351 (tc_gen_reloc): Resolve BFD_RELOC_SIZE32 and BFD_RELOC_SIZE64
352 relocations against local symbols.
353
a5840dce
AM		 3542013-01-16 Alan Modra <amodra@gmail.com>
355
356 * config/tc-ppc.c (md_assemble <TE_PE>): Ignore line after
357 finding some sort of toc syntax error, and break to avoid
358 compiler uninit warning.
359
af89796a
L		 3602013-01-15 H.J. Lu <hongjiu.lu@intel.com>
361
362 PR gas/15019
363 * config/tc-i386.c (lex_got): Increment length by 1 if the
364 relocation token is removed.
365
dd42f060
NC		 3662013-01-15 Nick Clifton <nickc@redhat.com>
367
368 * config/tc-v850.c (md_assemble): Allow signed values for
369 V850E_IMMEDIATE.
370
464e3686
SK		 3712013-01-11 Sean Keys <skeys@ipdatasys.com>
372
373 * config/tc-xgate.c (md_begin): Fix mistake made when going from
af89796a 374 git to cvs.
464e3686 375
5817ffd1
PB		 3762013-01-10 Peter Bergner <bergner@vnet.ibm.com>
377
378 * doc/as.texinfo (Target PowerPC): Document -mpower8 and -mhtm.
379 * doc/c-ppc.texi (PowerPC-Opts): Likewise.
380 * config/tc-ppc.c (md_show_usage): Likewise.
381 (ppc_handle_align): Handle power8's group ending nop.
382
f4b1f6a9
SK		 3832013-01-10 Sean Keys <skeys@ipdatasys.com>
384
385 * config/tc-xgate.c (md_begin): Fix the printing of opcodes so
af89796a 386 that the assember exits after the opcodes have been printed.
f4b1f6a9 387
34bca508
L		 3882013-01-10 H.J. Lu <hongjiu.lu@intel.com>
389
390 * app.c: Remove trailing white spaces.
391 * as.c: Likewise.
392 * as.h: Likewise.
393 * cond.c: Likewise.
394 * dw2gencfi.c: Likewise.
395 * dwarf2dbg.h: Likewise.
396 * ecoff.c: Likewise.
397 * input-file.c: Likewise.
398 * itbl-lex.h: Likewise.
399 * output-file.c: Likewise.
400 * read.c: Likewise.
401 * sb.c: Likewise.
402 * subsegs.c: Likewise.
403 * symbols.c: Likewise.
404 * write.c: Likewise.
405 * config/tc-i386.c: Likewise.
406 * doc/Makefile.am: Likewise.
407 * doc/Makefile.in: Likewise.
408 * doc/c-aarch64.texi: Likewise.
409 * doc/c-alpha.texi: Likewise.
410 * doc/c-arc.texi: Likewise.
411 * doc/c-arm.texi: Likewise.
412 * doc/c-avr.texi: Likewise.
413 * doc/c-bfin.texi: Likewise.
414 * doc/c-cr16.texi: Likewise.
415 * doc/c-d10v.texi: Likewise.
416 * doc/c-d30v.texi: Likewise.
417 * doc/c-h8300.texi: Likewise.
418 * doc/c-hppa.texi: Likewise.
419 * doc/c-i370.texi: Likewise.
420 * doc/c-i386.texi: Likewise.
421 * doc/c-i860.texi: Likewise.
422 * doc/c-m32c.texi: Likewise.
423 * doc/c-m32r.texi: Likewise.
424 * doc/c-m68hc11.texi: Likewise.
425 * doc/c-m68k.texi: Likewise.
426 * doc/c-microblaze.texi: Likewise.
427 * doc/c-mips.texi: Likewise.
428 * doc/c-msp430.texi: Likewise.
429 * doc/c-mt.texi: Likewise.
430 * doc/c-s390.texi: Likewise.
431 * doc/c-score.texi: Likewise.
432 * doc/c-sh.texi: Likewise.
433 * doc/c-sh64.texi: Likewise.
434 * doc/c-tic54x.texi: Likewise.
435 * doc/c-tic6x.texi: Likewise.
436 * doc/c-v850.texi: Likewise.
437 * doc/c-xc16x.texi: Likewise.
438 * doc/c-xgate.texi: Likewise.
439 * doc/c-xtensa.texi: Likewise.
440 * doc/c-z80.texi: Likewise.
441 * doc/internals.texi: Likewise.
442
4c665b71
RM		 4432013-01-10 Roland McGrath <mcgrathr@google.com>
444
445 * hash.c (hash_new_sized): Make it global.
446 * hash.h: Declare it.
447 * macro.c (define_macro): Use hash_new_sized instead of hash_new,
448 pass a small size.
449
a3c62988
NC		 4502013-01-10 Will Newton <will.newton@imgtec.com>
451
452 * Makefile.am: Add Meta.
453 * Makefile.in: Regenerate.
454 * config/tc-metag.c: New file.
455 * config/tc-metag.h: New file.
456 * configure.tgt: Add Meta.
457 * doc/Makefile.am: Add Meta.
458 * doc/Makefile.in: Regenerate.
459 * doc/all.texi: Add Meta.
460 * doc/as.texiinfo: Document Meta options.
461 * doc/c-metag.texi: New file.
462
b37df7c4
SE		 4632013-01-09 Steve Ellcey <sellcey@mips.com>
464
465 * config/tc-i386.c (md_begin): Remove 'internal Error' from as_fatal
466 calls.
467 * config/tc-mips.c (internalError): Remove, replace with abort.
468
a3251895
YZ		 4692013-01-08 Yufeng Zhang <yufeng.zhang@arm.com>
470
471 * config/tc-aarch64.c (parse_operands): Change to compare the result
472 of function call 'parse_sys_reg' with 'PARSE_FAIL' instead of 'FALSE'.
473
8ab8155f
NC		 4742013-01-07 Nick Clifton <nickc@redhat.com>
475
476 PR gas/14887
477 * config/tc-arm.c (skip_past_char): Skip whitespace before the
478 anticipated character.
479 * config/tc-arm.c (parse_address_main): Delete skip of whitespace
480 here as it is no longer needed.
481
a4ac1c42
AS		 4822013-01-06 Andreas Schwab <schwab@linux-m68k.org>
483
484 * doc/c-mips.texi (MIPS Opts): Fix use of @itemx.
485 * doc/c-score.texi (SCORE-Opts): Likewise.
486 * doc/c-tic54x.texi (TIC54X-Directives): Likewise.
487
e407c74b
NC		 4882013-01-04 Juergen Urban <JuergenUrban@gmx.de>
489
490 * config/tc-mips.c: Add support for MIPS r5900.
491 Add M_LQ_AB and M_SQ_AB to support large values for instructions
492 lq and sq.
493 (can_swap_branch_p, get_append_method): Detect some conditional
494 short loops to fix a bug on the r5900 by NOP in the branch delay
495 slot.
496 (M_MUL): Support 3 operands in multu on r5900.
497 (M_TRUNCWS): Support trunc.w.s on r5900 in MIPS ISA I.
498 (s_mipsset): Force 32 bit floating point on r5900.
499 (mips_ip): Check parameter range of instructions mfps and mtps on
500 r5900.
501 * configure.in: Detect CPU type when target string contains r5900
502 (e.g. mips64r5900el-linux-gnu).
503
62658407
L		 5042013-01-02 H.J. Lu <hongjiu.lu@intel.com>
505
506 * as.c (parse_args): Update copyright year to 2013.
507
95830fd1
YZ		 5082013-01-02 Yufeng Zhang <yufeng.zhang@arm.com>
509
510 * config/tc-aarch64.c (aarch64_cpus): Add entries for "cortex-a53"
511 and "cortex57".
512
517bb291 5132013-01-02 Nick Clifton <nickc@redhat.com>
d709e4e6 514
517bb291
NC		 515 PR gas/14987
516 * config/tc-arm.c (parse_address_main): Skip whitespace before a
517 closing bracket.
d709e4e6 518
517bb291 519For older changes see ChangeLog-2012
08d56133 520\f
517bb291 521Copyright (C) 2013 Free Software Foundation, Inc.
752937aa
NC		 522
523Copying and distribution of this file, with or without modification,
524are permitted in any medium without royalty provided the copyright
525notice and this notice are preserved.
526
08d56133
NC		 527Local Variables:
528mode: change-log
529left-margin: 8
530fill-column: 74
531version-control: never
532End:
A mirror of the official binutils-gdb repository