]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
2013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
dd5181d5
KT
12013-03-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
2
3 * config/tc-arm.c (crc_ext_armv8): New feature set.
4 (UNPRED_REG): New macro.
5 (do_crc32_1): New function.
6 (do_crc32b, do_crc32h, do_crc32w, do_crc32cb,
7 do_crc32ch, do_crc32cw): Likewise.
8 (TUEc): New macro.
9 (insns): Add entries for crc32 mnemonics.
10 (arm_extensions): Add entry for crc.
11
8e723a10
CLT
122013-03-08 Chung-Lin Tang <cltang@codesourcery.com>
13
14 * write.h (struct fix): Add fx_dot_frag field.
15 (dot_frag): Declare.
16 * write.c (dot_frag): New variable.
17 (fix_new_internal): Set fx_dot_frag field with dot_frag.
18 (fixup_segment): Base calculation of fx_offset with fx_dot_frag.
19 * expr.c (expr): Save value of frag_now in dot_frag when setting
20 dot_value.
21 * read.c (emit_expr): Likewise. Delete comments.
22
be05d201
L
232013-03-07 H.J. Lu <hongjiu.lu@intel.com>
24
25 * config/tc-i386.c (flag_code_names): Removed.
26 (i386_index_check): Rewrote.
27
62b0d0d5
YZ
282013-03-05 Yufeng Zhang <yufeng.zhang@arm.com>
29
30 * config/tc-aarch64.c (aarch64_imm_float_p): Rename 'e' to 'pattern';
31 add comment.
32 (aarch64_double_precision_fmovable): New function.
33 (parse_aarch64_imm_float): Add parameter 'dp_p'; call the new
34 function; handle hexadecimal representation of IEEE754 encoding.
35 (parse_operands): Update the call to parse_aarch64_imm_float.
36
165de32a
L
372013-02-28 H.J. Lu <hongjiu.lu@intel.com>
38
39 * config/tc-i386.c (_i386_insn): Replace have_hle with hle_prefix.
40 (check_hle): Updated.
41 (md_assemble): Likewise.
42 (parse_insn): Likewise.
43
d5de92cf
L
442013-02-28 H.J. Lu <hongjiu.lu@intel.com>
45
46 * config/tc-i386.c (_i386_insn): Add rep_prefix.
47 (md_assemble): Check if REP prefix is OK.
48 (parse_insn): Remove expecting_string_instruction. Set
49 i.rep_prefix.
50
e60bb1dd
YZ
512013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
52
53 * config/tc-aarch64.c (aarch64_features): Add the 'crc' option.
54
aeebdd9b
YZ
552013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
56
57 * config/tc-aarch64.c (parse_sys_reg): Allow the full range of CRn
58 for system registers.
59
4107ae22
DD
602013-02-27 DJ Delorie <dj@redhat.com>
61
62 * config/tc-rl78.c (reloc_function): Add %code -> BFD_RELOC_RL78_CODE.
63 (rl78_op): Handle %code().
64 (rl78_cons_fix_new): Likewise, but ignore for 20-bit operands.
65 (tc_gen_reloc): Likwise; convert to a computed reloc.
66 (md_apply_fix): Likewise.
67
151fa98f
NC
682013-02-25 Kaushik Phatak <Kaushik.Phatak@kpitcummins.com>
69
70 * config/rl78-parse.y: Fix encoding of DIVWU insn.
71
70a8bc5b 722013-02-25 Terry Guo <terry.guo@arm.com>
73
74 * config/tc-arm.c (arm_cpus): Add cortex-r7 entry.
75 * doc/c-arm.texi: Add cortex-r7 and missing cortex-r5 to
76 list of accepted CPUs.
77
5c111e37
L
782013-02-19 H.J. Lu <hongjiu.lu@intel.com>
79
80 PR gas/15159
81 * config/tc-i386.c (cpu_arch): Add ".smap".
82
83 * doc/c-i386.texi: Document smap.
84
8a75745d
MR
852013-02-18 Maciej W. Rozycki <macro@codesourcery.com>
86
87 * config/tc-mips.c (s_cpload): Call mips_mark_labels and set
88 mips_assembling_insn appropriately.
89 (s_cpsetup, s_cprestore, s_cpreturn, s_cpadd): Likewise.
90
79850f26
MR
912013-02-18 Maciej W. Rozycki <macro@codesourcery.com>
92
cf29fc61 93 * config/tc-mips.c (append_insn): Correct indentation, remove
79850f26
MR
94 extraneous braces.
95
4c261dff
NC
962013-02-15 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
97
5c111e37 98 * config/tc-arm.c (do_neon_mov): Break on NS_NULL.
4c261dff 99
ea33f281
NC
1002013-02-15 Sebastian Huber <sebastian.huber@embedded-brains.de>
101
102 * configure.tgt: Add nios2-*-rtems*.
103
a1ccaec9
YZ
1042013-02-14 Yufeng Zhang <yufeng.zhang@arm.com>
105
106 * config/tc-aarch64.c (md_begin): Change to check if 'name' is
107 NULL.
108
0aa27725
RS
1092013-02-09 Jürgen Urban <JuergenUrban@gmx.de>
110
111 * config/tc-mips.c (CPU_HAS_LDC1_SDC1): New macro.
112 (macro): Use it. Assert that trunc.w.s is not used for r5900.
113
da4339ed
NC
1142013-02-08 Yi-Hsiu, Hsu <ahsu@marvell.com>
115
116 * gas/config/tc-arm.c (arm_cpus): Add support for mcpu=marvell-pj4
117 core.
118
36591ba1 1192013-02-06 Sandra Loosemore <sandra@codesourcery.com>
5c111e37 120 Andrew Jenner <andrew@codesourcery.com>
36591ba1
SL
121
122 Based on patches from Altera Corporation.
123
124 * Makefile.am (TARGET_CPU_CFILES): Add config/tc-nios2.c.
125 (TARGET_CPU_HFILES): Add config/tc-nios2.h.
126 * Makefile.in: Regenerated.
127 * configure.tgt: Add case for nios2*-linux*.
128 * config/obj-elf.c: Conditionally include elf/nios2.h.
129 * config/tc-nios2.c: New file.
130 * config/tc-nios2.h: New file.
131 * doc/Makefile.am (CPU_DOCS): Add c-nios2.texi.
132 * doc/Makefile.in: Regenerated.
133 * doc/all.texi: Set NIOSII.
134 * doc/as.texinfo (Overview): Add Nios II options.
135 (Machine Dependencies): Include c-nios2.texi.
136 * doc/c-nios2.texi: New file.
137 * NEWS: Note Altera Nios II support.
138
94d4433a
AM
1392013-02-06 Alan Modra <amodra@gmail.com>
140
141 PR gas/14255
142 * config/tc-avr.h (TC_VALIDATE_FIX): Mark symbol used by reloc.
143 Don't skip fixups with fx_subsy non-NULL.
144 * config/tc-avr.c (tc_gen_reloc): Don't specially handle fixups
145 with fx_subsy non-NULL.
146
ace9af6f
L
1472013-02-04 H.J. Lu <hongjiu.lu@intel.com>
148
149 * doc/c-metag.texi: Add "@c man" markers.
150
89d67ed9
AM
1512013-02-04 Alan Modra <amodra@gmail.com>
152
153 * write.c (fixup_segment): Return void. Delete seg_reloc_count
154 related code.
155 (TC_ADJUST_RELOC_COUNT): Delete.
156 * config/tc-i960.h (TC_ADJUST_RELOC_COUNT): Delete.
157
89072bd6
AM
1582013-02-04 Alan Modra <amodra@gmail.com>
159
160 * po/POTFILES.in: Regenerate.
161
f9b2d544
NC
1622013-01-30 Markos Chandras <markos.chandras@imgtec.com>
163
164 * config/tc-metag.c: Make SWAP instruction less permissive with
165 its operands.
166
392ca752
DD
1672013-01-29 DJ Delorie <dj@redhat.com>
168
169 * config/tc-rl78.c (rl78_cons_fix_new): Handle user-specified
170 relocs in .word/.etc statements.
171
427d0db6
RM
1722013-01-29 Roland McGrath <mcgrathr@google.com>
173
174 * config/tc-arm.c (md_apply_fix): Use as_bad_where for "bad
175 immediate value for 8-bit offset" error so it shows line info.
176
4faf939a
JM
1772013-01-24 Joseph Myers <joseph@codesourcery.com>
178
179 * config/tc-ppc.c (md_assemble): Do not generate APUinfo sections
180 for 64-bit output.
181
78c8d46c
NC
1822013-01-24 Nick Clifton <nickc@redhat.com>
183
184 * config/tc-v850.c: Add support for e3v5 architecture.
185 * doc/c-v850.texi: Mention new support.
186
fb5b7503
NC
1872013-01-23 Nick Clifton <nickc@redhat.com>
188
189 PR gas/15039
190 * config/tc-avr.c: Include dwarf2dbg.h.
191
8ce3d284
L
1922013-01-18 H.J. Lu <hongjiu.lu@intel.com>
193
194 * config/tc-i386.c (reloc): Support size relocation only for ELF.
195 (tc_i386_fix_adjustable): Likewise.
196 (lex_got): Likewise.
197 (tc_gen_reloc): Likewise.
198
f5555712
YZ
1992013-01-17 Yufeng Zhang <yufeng.zhang@arm.com>
200
201 * config/tc-aarch64.c (output_operand_error_record): Change to output
202 the out-of-range error message as value-expected message if there is
203 only one single value in the expected range.
204 (programmer_friendly_fixup): Remove the handling of 8-bit MOVI with
205 LSL #0 as a programmer-friendly feature.
206
8fd4256d
L
2072013-01-16 H.J. Lu <hongjiu.lu@intel.com>
208
209 * config/tc-i386.c (reloc): Support BFD_RELOC_SIZE32.
210 (tc_i386_fix_adjustable): Keep symbol for BFD_RELOC_32_SIZE and
211 BFD_RELOC_64_SIZE relocations.
212 (lex_got): Support "symbol@SIZE" and don't create GOT symbol
213 for it.
214 (tc_gen_reloc): Resolve BFD_RELOC_SIZE32 and BFD_RELOC_SIZE64
215 relocations against local symbols.
216
a5840dce
AM
2172013-01-16 Alan Modra <amodra@gmail.com>
218
219 * config/tc-ppc.c (md_assemble <TE_PE>): Ignore line after
220 finding some sort of toc syntax error, and break to avoid
221 compiler uninit warning.
222
af89796a
L
2232013-01-15 H.J. Lu <hongjiu.lu@intel.com>
224
225 PR gas/15019
226 * config/tc-i386.c (lex_got): Increment length by 1 if the
227 relocation token is removed.
228
dd42f060
NC
2292013-01-15 Nick Clifton <nickc@redhat.com>
230
231 * config/tc-v850.c (md_assemble): Allow signed values for
232 V850E_IMMEDIATE.
233
464e3686
SK
2342013-01-11 Sean Keys <skeys@ipdatasys.com>
235
236 * config/tc-xgate.c (md_begin): Fix mistake made when going from
af89796a 237 git to cvs.
464e3686 238
5817ffd1
PB
2392013-01-10 Peter Bergner <bergner@vnet.ibm.com>
240
241 * doc/as.texinfo (Target PowerPC): Document -mpower8 and -mhtm.
242 * doc/c-ppc.texi (PowerPC-Opts): Likewise.
243 * config/tc-ppc.c (md_show_usage): Likewise.
244 (ppc_handle_align): Handle power8's group ending nop.
245
f4b1f6a9
SK
2462013-01-10 Sean Keys <skeys@ipdatasys.com>
247
248 * config/tc-xgate.c (md_begin): Fix the printing of opcodes so
af89796a 249 that the assember exits after the opcodes have been printed.
f4b1f6a9 250
34bca508
L
2512013-01-10 H.J. Lu <hongjiu.lu@intel.com>
252
253 * app.c: Remove trailing white spaces.
254 * as.c: Likewise.
255 * as.h: Likewise.
256 * cond.c: Likewise.
257 * dw2gencfi.c: Likewise.
258 * dwarf2dbg.h: Likewise.
259 * ecoff.c: Likewise.
260 * input-file.c: Likewise.
261 * itbl-lex.h: Likewise.
262 * output-file.c: Likewise.
263 * read.c: Likewise.
264 * sb.c: Likewise.
265 * subsegs.c: Likewise.
266 * symbols.c: Likewise.
267 * write.c: Likewise.
268 * config/tc-i386.c: Likewise.
269 * doc/Makefile.am: Likewise.
270 * doc/Makefile.in: Likewise.
271 * doc/c-aarch64.texi: Likewise.
272 * doc/c-alpha.texi: Likewise.
273 * doc/c-arc.texi: Likewise.
274 * doc/c-arm.texi: Likewise.
275 * doc/c-avr.texi: Likewise.
276 * doc/c-bfin.texi: Likewise.
277 * doc/c-cr16.texi: Likewise.
278 * doc/c-d10v.texi: Likewise.
279 * doc/c-d30v.texi: Likewise.
280 * doc/c-h8300.texi: Likewise.
281 * doc/c-hppa.texi: Likewise.
282 * doc/c-i370.texi: Likewise.
283 * doc/c-i386.texi: Likewise.
284 * doc/c-i860.texi: Likewise.
285 * doc/c-m32c.texi: Likewise.
286 * doc/c-m32r.texi: Likewise.
287 * doc/c-m68hc11.texi: Likewise.
288 * doc/c-m68k.texi: Likewise.
289 * doc/c-microblaze.texi: Likewise.
290 * doc/c-mips.texi: Likewise.
291 * doc/c-msp430.texi: Likewise.
292 * doc/c-mt.texi: Likewise.
293 * doc/c-s390.texi: Likewise.
294 * doc/c-score.texi: Likewise.
295 * doc/c-sh.texi: Likewise.
296 * doc/c-sh64.texi: Likewise.
297 * doc/c-tic54x.texi: Likewise.
298 * doc/c-tic6x.texi: Likewise.
299 * doc/c-v850.texi: Likewise.
300 * doc/c-xc16x.texi: Likewise.
301 * doc/c-xgate.texi: Likewise.
302 * doc/c-xtensa.texi: Likewise.
303 * doc/c-z80.texi: Likewise.
304 * doc/internals.texi: Likewise.
305
4c665b71
RM
3062013-01-10 Roland McGrath <mcgrathr@google.com>
307
308 * hash.c (hash_new_sized): Make it global.
309 * hash.h: Declare it.
310 * macro.c (define_macro): Use hash_new_sized instead of hash_new,
311 pass a small size.
312
a3c62988
NC
3132013-01-10 Will Newton <will.newton@imgtec.com>
314
315 * Makefile.am: Add Meta.
316 * Makefile.in: Regenerate.
317 * config/tc-metag.c: New file.
318 * config/tc-metag.h: New file.
319 * configure.tgt: Add Meta.
320 * doc/Makefile.am: Add Meta.
321 * doc/Makefile.in: Regenerate.
322 * doc/all.texi: Add Meta.
323 * doc/as.texiinfo: Document Meta options.
324 * doc/c-metag.texi: New file.
325
b37df7c4
SE
3262013-01-09 Steve Ellcey <sellcey@mips.com>
327
328 * config/tc-i386.c (md_begin): Remove 'internal Error' from as_fatal
329 calls.
330 * config/tc-mips.c (internalError): Remove, replace with abort.
331
a3251895
YZ
3322013-01-08 Yufeng Zhang <yufeng.zhang@arm.com>
333
334 * config/tc-aarch64.c (parse_operands): Change to compare the result
335 of function call 'parse_sys_reg' with 'PARSE_FAIL' instead of 'FALSE'.
336
8ab8155f
NC
3372013-01-07 Nick Clifton <nickc@redhat.com>
338
339 PR gas/14887
340 * config/tc-arm.c (skip_past_char): Skip whitespace before the
341 anticipated character.
342 * config/tc-arm.c (parse_address_main): Delete skip of whitespace
343 here as it is no longer needed.
344
a4ac1c42
AS
3452013-01-06 Andreas Schwab <schwab@linux-m68k.org>
346
347 * doc/c-mips.texi (MIPS Opts): Fix use of @itemx.
348 * doc/c-score.texi (SCORE-Opts): Likewise.
349 * doc/c-tic54x.texi (TIC54X-Directives): Likewise.
350
e407c74b
NC
3512013-01-04 Juergen Urban <JuergenUrban@gmx.de>
352
353 * config/tc-mips.c: Add support for MIPS r5900.
354 Add M_LQ_AB and M_SQ_AB to support large values for instructions
355 lq and sq.
356 (can_swap_branch_p, get_append_method): Detect some conditional
357 short loops to fix a bug on the r5900 by NOP in the branch delay
358 slot.
359 (M_MUL): Support 3 operands in multu on r5900.
360 (M_TRUNCWS): Support trunc.w.s on r5900 in MIPS ISA I.
361 (s_mipsset): Force 32 bit floating point on r5900.
362 (mips_ip): Check parameter range of instructions mfps and mtps on
363 r5900.
364 * configure.in: Detect CPU type when target string contains r5900
365 (e.g. mips64r5900el-linux-gnu).
366
62658407
L
3672013-01-02 H.J. Lu <hongjiu.lu@intel.com>
368
369 * as.c (parse_args): Update copyright year to 2013.
370
95830fd1
YZ
3712013-01-02 Yufeng Zhang <yufeng.zhang@arm.com>
372
373 * config/tc-aarch64.c (aarch64_cpus): Add entries for "cortex-a53"
374 and "cortex57".
375
517bb291 3762013-01-02 Nick Clifton <nickc@redhat.com>
d709e4e6 377
517bb291
NC
378 PR gas/14987
379 * config/tc-arm.c (parse_address_main): Skip whitespace before a
380 closing bracket.
d709e4e6 381
517bb291 382For older changes see ChangeLog-2012
08d56133 383\f
517bb291 384Copyright (C) 2013 Free Software Foundation, Inc.
752937aa
NC
385
386Copying and distribution of this file, with or without modification,
387are permitted in any medium without royalty provided the copyright
388notice and this notice are preserved.
389
08d56133
NC
390Local Variables:
391mode: change-log
392left-margin: 8
393fill-column: 74
394version-control: never
395End: