]>
Commit | Line | Data |
---|---|---|
e0001a05 | 1 | /* tc-xtensa.c -- Assemble Xtensa instructions. |
63a7429b | 2 | Copyright 2003, 2004, 2005, 2006, 2007 Free Software Foundation, Inc. |
e0001a05 NC |
3 | |
4 | This file is part of GAS, the GNU Assembler. | |
5 | ||
6 | GAS is free software; you can redistribute it and/or modify | |
7 | it under the terms of the GNU General Public License as published by | |
ec2655a6 | 8 | the Free Software Foundation; either version 3, or (at your option) |
e0001a05 NC |
9 | any later version. |
10 | ||
11 | GAS is distributed in the hope that it will be useful, | |
12 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | GNU General Public License for more details. | |
15 | ||
16 | You should have received a copy of the GNU General Public License | |
17 | along with GAS; see the file COPYING. If not, write to | |
4b4da160 NC |
18 | the Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston, |
19 | MA 02110-1301, USA. */ | |
e0001a05 | 20 | |
43cd72b9 | 21 | #include <limits.h> |
e0001a05 NC |
22 | #include "as.h" |
23 | #include "sb.h" | |
24 | #include "safe-ctype.h" | |
25 | #include "tc-xtensa.h" | |
e0001a05 NC |
26 | #include "subsegs.h" |
27 | #include "xtensa-relax.h" | |
cda2eb9e | 28 | #include "dwarf2dbg.h" |
b224e962 | 29 | #include "xtensa-istack.h" |
e0001a05 NC |
30 | #include "struc-symbol.h" |
31 | #include "xtensa-config.h" | |
32 | ||
2caa7ca0 BW |
33 | /* Provide default values for new configuration settings. */ |
34 | #ifndef XSHAL_ABI | |
35 | #define XSHAL_ABI 0 | |
36 | #endif | |
37 | ||
e0001a05 NC |
38 | #ifndef uint32 |
39 | #define uint32 unsigned int | |
40 | #endif | |
41 | #ifndef int32 | |
42 | #define int32 signed int | |
43 | #endif | |
44 | ||
45 | /* Notes: | |
46 | ||
e0001a05 NC |
47 | Naming conventions (used somewhat inconsistently): |
48 | The xtensa_ functions are exported | |
49 | The xg_ functions are internal | |
50 | ||
51 | We also have a couple of different extensibility mechanisms. | |
52 | 1) The idiom replacement: | |
53 | This is used when a line is first parsed to | |
54 | replace an instruction pattern with another instruction | |
55 | It is currently limited to replacements of instructions | |
56 | with constant operands. | |
57 | 2) The xtensa-relax.c mechanism that has stronger instruction | |
58 | replacement patterns. When an instruction's immediate field | |
59 | does not fit the next instruction sequence is attempted. | |
60 | In addition, "narrow" opcodes are supported this way. */ | |
61 | ||
62 | ||
63 | /* Define characters with special meanings to GAS. */ | |
64 | const char comment_chars[] = "#"; | |
65 | const char line_comment_chars[] = "#"; | |
66 | const char line_separator_chars[] = ";"; | |
67 | const char EXP_CHARS[] = "eE"; | |
68 | const char FLT_CHARS[] = "rRsSfFdDxXpP"; | |
69 | ||
70 | ||
43cd72b9 BW |
71 | /* Flags to indicate whether the hardware supports the density and |
72 | absolute literals options. */ | |
e0001a05 | 73 | |
e0001a05 | 74 | bfd_boolean density_supported = XCHAL_HAVE_DENSITY; |
43cd72b9 BW |
75 | bfd_boolean absolute_literals_supported = XSHAL_USE_ABSOLUTE_LITERALS; |
76 | ||
77 | /* Maximum width we would pad an unreachable frag to get alignment. */ | |
78 | #define UNREACHABLE_MAX_WIDTH 8 | |
e0001a05 | 79 | |
43cd72b9 BW |
80 | static vliw_insn cur_vinsn; |
81 | ||
d77b99c9 | 82 | unsigned xtensa_fetch_width = XCHAL_INST_FETCH_WIDTH; |
43cd72b9 BW |
83 | |
84 | static enum debug_info_type xt_saved_debug_type = DEBUG_NONE; | |
85 | ||
86 | /* Some functions are only valid in the front end. This variable | |
c138bc38 | 87 | allows us to assert that we haven't crossed over into the |
43cd72b9 BW |
88 | back end. */ |
89 | static bfd_boolean past_xtensa_end = FALSE; | |
e0001a05 NC |
90 | |
91 | /* Flags for properties of the last instruction in a segment. */ | |
92 | #define FLAG_IS_A0_WRITER 0x1 | |
93 | #define FLAG_IS_BAD_LOOPEND 0x2 | |
94 | ||
95 | ||
96 | /* We define a special segment names ".literal" to place literals | |
97 | into. The .fini and .init sections are special because they | |
98 | contain code that is moved together by the linker. We give them | |
99 | their own special .fini.literal and .init.literal sections. */ | |
100 | ||
101 | #define LITERAL_SECTION_NAME xtensa_section_rename (".literal") | |
43cd72b9 | 102 | #define LIT4_SECTION_NAME xtensa_section_rename (".lit4") |
e0001a05 | 103 | #define INIT_SECTION_NAME xtensa_section_rename (".init") |
74869ac7 | 104 | #define FINI_SECTION_NAME xtensa_section_rename (".fini") |
e0001a05 NC |
105 | |
106 | ||
43cd72b9 | 107 | /* This type is used for the directive_stack to keep track of the |
74869ac7 BW |
108 | state of the literal collection pools. If lit_prefix is set, it is |
109 | used to determine the literal section names; otherwise, the literal | |
110 | sections are determined based on the current text section. The | |
111 | lit_seg and lit4_seg fields cache these literal sections, with the | |
112 | current_text_seg field used a tag to indicate whether the cached | |
113 | values are valid. */ | |
e0001a05 NC |
114 | |
115 | typedef struct lit_state_struct | |
116 | { | |
74869ac7 BW |
117 | char *lit_prefix; |
118 | segT current_text_seg; | |
e0001a05 | 119 | segT lit_seg; |
43cd72b9 | 120 | segT lit4_seg; |
e0001a05 NC |
121 | } lit_state; |
122 | ||
123 | static lit_state default_lit_sections; | |
124 | ||
125 | ||
74869ac7 BW |
126 | /* We keep a list of literal segments. The seg_list type is the node |
127 | for this list. The literal_head pointer is the head of the list, | |
128 | with the literal_head_h dummy node at the start. */ | |
e0001a05 NC |
129 | |
130 | typedef struct seg_list_struct | |
131 | { | |
132 | struct seg_list_struct *next; | |
133 | segT seg; | |
134 | } seg_list; | |
135 | ||
136 | static seg_list literal_head_h; | |
137 | static seg_list *literal_head = &literal_head_h; | |
e0001a05 NC |
138 | |
139 | ||
82e7541d BW |
140 | /* Lists of symbols. We keep a list of symbols that label the current |
141 | instruction, so that we can adjust the symbols when inserting alignment | |
142 | for various instructions. We also keep a list of all the symbols on | |
143 | literals, so that we can fix up those symbols when the literals are | |
144 | later moved into the text sections. */ | |
145 | ||
146 | typedef struct sym_list_struct | |
147 | { | |
148 | struct sym_list_struct *next; | |
149 | symbolS *sym; | |
150 | } sym_list; | |
151 | ||
152 | static sym_list *insn_labels = NULL; | |
153 | static sym_list *free_insn_labels = NULL; | |
154 | static sym_list *saved_insn_labels = NULL; | |
155 | ||
156 | static sym_list *literal_syms; | |
157 | ||
158 | ||
43cd72b9 BW |
159 | /* Flags to determine whether to prefer const16 or l32r |
160 | if both options are available. */ | |
161 | int prefer_const16 = 0; | |
162 | int prefer_l32r = 0; | |
163 | ||
e0001a05 NC |
164 | /* Global flag to indicate when we are emitting literals. */ |
165 | int generating_literals = 0; | |
166 | ||
43cd72b9 BW |
167 | /* The following PROPERTY table definitions are copied from |
168 | <elf/xtensa.h> and must be kept in sync with the code there. */ | |
169 | ||
170 | /* Flags in the property tables to specify whether blocks of memory | |
171 | are literals, instructions, data, or unreachable. For | |
172 | instructions, blocks that begin loop targets and branch targets are | |
173 | designated. Blocks that do not allow density, instruction | |
174 | reordering or transformation are also specified. Finally, for | |
175 | branch targets, branch target alignment priority is included. | |
176 | Alignment of the next block is specified in the current block | |
177 | and the size of the current block does not include any fill required | |
178 | to align to the next block. */ | |
179 | ||
180 | #define XTENSA_PROP_LITERAL 0x00000001 | |
181 | #define XTENSA_PROP_INSN 0x00000002 | |
182 | #define XTENSA_PROP_DATA 0x00000004 | |
183 | #define XTENSA_PROP_UNREACHABLE 0x00000008 | |
184 | /* Instruction only properties at beginning of code. */ | |
185 | #define XTENSA_PROP_INSN_LOOP_TARGET 0x00000010 | |
186 | #define XTENSA_PROP_INSN_BRANCH_TARGET 0x00000020 | |
187 | /* Instruction only properties about code. */ | |
188 | #define XTENSA_PROP_INSN_NO_DENSITY 0x00000040 | |
189 | #define XTENSA_PROP_INSN_NO_REORDER 0x00000080 | |
99ded152 BW |
190 | /* Historically, NO_TRANSFORM was a property of instructions, |
191 | but it should apply to literals under certain circumstances. */ | |
192 | #define XTENSA_PROP_NO_TRANSFORM 0x00000100 | |
43cd72b9 BW |
193 | |
194 | /* Branch target alignment information. This transmits information | |
195 | to the linker optimization about the priority of aligning a | |
196 | particular block for branch target alignment: None, low priority, | |
197 | high priority, or required. These only need to be checked in | |
198 | instruction blocks marked as XTENSA_PROP_INSN_BRANCH_TARGET. | |
199 | Common usage is | |
200 | ||
201 | switch (GET_XTENSA_PROP_BT_ALIGN (flags)) | |
202 | case XTENSA_PROP_BT_ALIGN_NONE: | |
203 | case XTENSA_PROP_BT_ALIGN_LOW: | |
204 | case XTENSA_PROP_BT_ALIGN_HIGH: | |
205 | case XTENSA_PROP_BT_ALIGN_REQUIRE: | |
206 | */ | |
207 | #define XTENSA_PROP_BT_ALIGN_MASK 0x00000600 | |
208 | ||
209 | /* No branch target alignment. */ | |
210 | #define XTENSA_PROP_BT_ALIGN_NONE 0x0 | |
211 | /* Low priority branch target alignment. */ | |
212 | #define XTENSA_PROP_BT_ALIGN_LOW 0x1 | |
213 | /* High priority branch target alignment. */ | |
214 | #define XTENSA_PROP_BT_ALIGN_HIGH 0x2 | |
215 | /* Required branch target alignment. */ | |
216 | #define XTENSA_PROP_BT_ALIGN_REQUIRE 0x3 | |
217 | ||
218 | #define GET_XTENSA_PROP_BT_ALIGN(flag) \ | |
219 | (((unsigned) ((flag) & (XTENSA_PROP_BT_ALIGN_MASK))) >> 9) | |
220 | #define SET_XTENSA_PROP_BT_ALIGN(flag, align) \ | |
221 | (((flag) & (~XTENSA_PROP_BT_ALIGN_MASK)) | \ | |
222 | (((align) << 9) & XTENSA_PROP_BT_ALIGN_MASK)) | |
223 | ||
224 | ||
225 | /* Alignment is specified in the block BEFORE the one that needs | |
226 | alignment. Up to 5 bits. Use GET_XTENSA_PROP_ALIGNMENT(flags) to | |
227 | get the required alignment specified as a power of 2. Use | |
228 | SET_XTENSA_PROP_ALIGNMENT(flags, pow2) to set the required | |
229 | alignment. Be careful of side effects since the SET will evaluate | |
230 | flags twice. Also, note that the SIZE of a block in the property | |
231 | table does not include the alignment size, so the alignment fill | |
232 | must be calculated to determine if two blocks are contiguous. | |
233 | TEXT_ALIGN is not currently implemented but is a placeholder for a | |
234 | possible future implementation. */ | |
235 | ||
236 | #define XTENSA_PROP_ALIGN 0x00000800 | |
237 | ||
238 | #define XTENSA_PROP_ALIGNMENT_MASK 0x0001f000 | |
239 | ||
240 | #define GET_XTENSA_PROP_ALIGNMENT(flag) \ | |
241 | (((unsigned) ((flag) & (XTENSA_PROP_ALIGNMENT_MASK))) >> 12) | |
242 | #define SET_XTENSA_PROP_ALIGNMENT(flag, align) \ | |
243 | (((flag) & (~XTENSA_PROP_ALIGNMENT_MASK)) | \ | |
244 | (((align) << 12) & XTENSA_PROP_ALIGNMENT_MASK)) | |
245 | ||
246 | #define XTENSA_PROP_INSN_ABSLIT 0x00020000 | |
247 | ||
248 | ||
249 | /* Structure for saving instruction and alignment per-fragment data | |
250 | that will be written to the object file. This structure is | |
251 | equivalent to the actual data that will be written out to the file | |
252 | but is easier to use. We provide a conversion to file flags | |
253 | in frag_flags_to_number. */ | |
254 | ||
255 | typedef struct frag_flags_struct frag_flags; | |
256 | ||
257 | struct frag_flags_struct | |
258 | { | |
259 | /* is_literal should only be used after xtensa_move_literals. | |
260 | If you need to check if you are generating a literal fragment, | |
261 | then use the generating_literals global. */ | |
262 | ||
263 | unsigned is_literal : 1; | |
264 | unsigned is_insn : 1; | |
265 | unsigned is_data : 1; | |
266 | unsigned is_unreachable : 1; | |
267 | ||
99ded152 BW |
268 | /* is_specific_opcode implies no_transform. */ |
269 | unsigned is_no_transform : 1; | |
270 | ||
43cd72b9 BW |
271 | struct |
272 | { | |
273 | unsigned is_loop_target : 1; | |
274 | unsigned is_branch_target : 1; /* Branch targets have a priority. */ | |
275 | unsigned bt_align_priority : 2; | |
276 | ||
277 | unsigned is_no_density : 1; | |
278 | /* no_longcalls flag does not need to be placed in the object file. */ | |
43cd72b9 BW |
279 | |
280 | unsigned is_no_reorder : 1; | |
281 | ||
282 | /* Uses absolute literal addressing for l32r. */ | |
283 | unsigned is_abslit : 1; | |
284 | } insn; | |
285 | unsigned is_align : 1; | |
286 | unsigned alignment : 5; | |
287 | }; | |
288 | ||
289 | ||
290 | /* Structure for saving information about a block of property data | |
291 | for frags that have the same flags. */ | |
292 | struct xtensa_block_info_struct | |
293 | { | |
294 | segT sec; | |
295 | bfd_vma offset; | |
296 | size_t size; | |
297 | frag_flags flags; | |
298 | struct xtensa_block_info_struct *next; | |
299 | }; | |
300 | ||
e0001a05 NC |
301 | |
302 | /* Structure for saving the current state before emitting literals. */ | |
303 | typedef struct emit_state_struct | |
304 | { | |
305 | const char *name; | |
306 | segT now_seg; | |
307 | subsegT now_subseg; | |
308 | int generating_literals; | |
309 | } emit_state; | |
310 | ||
311 | ||
43cd72b9 BW |
312 | /* Opcode placement information */ |
313 | ||
314 | typedef unsigned long long bitfield; | |
315 | #define bit_is_set(bit, bf) ((bf) & (0x01ll << (bit))) | |
316 | #define set_bit(bit, bf) ((bf) |= (0x01ll << (bit))) | |
317 | #define clear_bit(bit, bf) ((bf) &= ~(0x01ll << (bit))) | |
318 | ||
319 | #define MAX_FORMATS 32 | |
320 | ||
321 | typedef struct op_placement_info_struct | |
322 | { | |
323 | int num_formats; | |
324 | /* A number describing how restrictive the issue is for this | |
325 | opcode. For example, an opcode that fits lots of different | |
c138bc38 | 326 | formats has a high freedom, as does an opcode that fits |
43cd72b9 | 327 | only one format but many slots in that format. The most |
c138bc38 | 328 | restrictive is the opcode that fits only one slot in one |
43cd72b9 BW |
329 | format. */ |
330 | int issuef; | |
43cd72b9 | 331 | xtensa_format narrowest; |
43cd72b9 | 332 | char narrowest_size; |
b2d179be | 333 | char narrowest_slot; |
43cd72b9 BW |
334 | |
335 | /* formats is a bitfield with the Nth bit set | |
336 | if the opcode fits in the Nth xtensa_format. */ | |
337 | bitfield formats; | |
338 | ||
339 | /* slots[N]'s Mth bit is set if the op fits in the | |
340 | Mth slot of the Nth xtensa_format. */ | |
341 | bitfield slots[MAX_FORMATS]; | |
342 | ||
343 | /* A count of the number of slots in a given format | |
344 | an op can fit (i.e., the bitcount of the slot field above). */ | |
345 | char slots_in_format[MAX_FORMATS]; | |
346 | ||
347 | } op_placement_info, *op_placement_info_table; | |
348 | ||
349 | op_placement_info_table op_placement_table; | |
350 | ||
351 | ||
352 | /* Extra expression types. */ | |
353 | ||
354 | #define O_pltrel O_md1 /* like O_symbol but use a PLT reloc */ | |
355 | #define O_hi16 O_md2 /* use high 16 bits of symbolic value */ | |
356 | #define O_lo16 O_md3 /* use low 16 bits of symbolic value */ | |
357 | ||
bbdd25a8 BW |
358 | struct suffix_reloc_map |
359 | { | |
360 | char *suffix; | |
361 | int length; | |
362 | bfd_reloc_code_real_type reloc; | |
363 | unsigned char operator; | |
364 | }; | |
365 | ||
366 | #define SUFFIX_MAP(str, reloc, op) { str, sizeof (str) - 1, reloc, op } | |
367 | ||
368 | static struct suffix_reloc_map suffix_relocs[] = | |
369 | { | |
370 | SUFFIX_MAP ("l", BFD_RELOC_LO16, O_lo16), | |
371 | SUFFIX_MAP ("h", BFD_RELOC_HI16, O_hi16), | |
372 | SUFFIX_MAP ("plt", BFD_RELOC_XTENSA_PLT, O_pltrel), | |
373 | { (char *) 0, 0, BFD_RELOC_UNUSED, 0 } | |
374 | }; | |
375 | ||
43cd72b9 | 376 | |
e0001a05 NC |
377 | /* Directives. */ |
378 | ||
379 | typedef enum | |
380 | { | |
381 | directive_none = 0, | |
382 | directive_literal, | |
383 | directive_density, | |
43cd72b9 | 384 | directive_transform, |
e0001a05 NC |
385 | directive_freeregs, |
386 | directive_longcalls, | |
43cd72b9 BW |
387 | directive_literal_prefix, |
388 | directive_schedule, | |
389 | directive_absolute_literals, | |
390 | directive_last_directive | |
e0001a05 NC |
391 | } directiveE; |
392 | ||
393 | typedef struct | |
394 | { | |
395 | const char *name; | |
396 | bfd_boolean can_be_negated; | |
397 | } directive_infoS; | |
398 | ||
399 | const directive_infoS directive_info[] = | |
400 | { | |
43cd72b9 BW |
401 | { "none", FALSE }, |
402 | { "literal", FALSE }, | |
403 | { "density", TRUE }, | |
404 | { "transform", TRUE }, | |
405 | { "freeregs", FALSE }, | |
406 | { "longcalls", TRUE }, | |
407 | { "literal_prefix", FALSE }, | |
408 | { "schedule", TRUE }, | |
409 | { "absolute-literals", TRUE } | |
e0001a05 NC |
410 | }; |
411 | ||
412 | bfd_boolean directive_state[] = | |
413 | { | |
414 | FALSE, /* none */ | |
415 | FALSE, /* literal */ | |
43cd72b9 | 416 | #if !XCHAL_HAVE_DENSITY |
e0001a05 NC |
417 | FALSE, /* density */ |
418 | #else | |
419 | TRUE, /* density */ | |
420 | #endif | |
43cd72b9 | 421 | TRUE, /* transform */ |
e0001a05 NC |
422 | FALSE, /* freeregs */ |
423 | FALSE, /* longcalls */ | |
43cd72b9 | 424 | FALSE, /* literal_prefix */ |
2caa7ca0 | 425 | FALSE, /* schedule */ |
43cd72b9 BW |
426 | #if XSHAL_USE_ABSOLUTE_LITERALS |
427 | TRUE /* absolute_literals */ | |
428 | #else | |
429 | FALSE /* absolute_literals */ | |
430 | #endif | |
e0001a05 NC |
431 | }; |
432 | ||
e0001a05 NC |
433 | |
434 | /* Directive functions. */ | |
435 | ||
7fa3d080 BW |
436 | static void xtensa_begin_directive (int); |
437 | static void xtensa_end_directive (int); | |
74869ac7 | 438 | static void xtensa_literal_prefix (void); |
7fa3d080 BW |
439 | static void xtensa_literal_position (int); |
440 | static void xtensa_literal_pseudo (int); | |
441 | static void xtensa_frequency_pseudo (int); | |
442 | static void xtensa_elf_cons (int); | |
e0001a05 | 443 | |
7fa3d080 | 444 | /* Parsing and Idiom Translation. */ |
e0001a05 | 445 | |
7fa3d080 | 446 | static bfd_reloc_code_real_type xtensa_elf_suffix (char **, expressionS *); |
e0001a05 | 447 | |
e0001a05 NC |
448 | /* Various Other Internal Functions. */ |
449 | ||
84b08ed9 BW |
450 | extern bfd_boolean xg_is_single_relaxable_insn (TInsn *, TInsn *, bfd_boolean); |
451 | static bfd_boolean xg_build_to_insn (TInsn *, TInsn *, BuildInstr *); | |
7fa3d080 BW |
452 | static void xtensa_mark_literal_pool_location (void); |
453 | static addressT get_expanded_loop_offset (xtensa_opcode); | |
454 | static fragS *get_literal_pool_location (segT); | |
455 | static void set_literal_pool_location (segT, fragS *); | |
456 | static void xtensa_set_frag_assembly_state (fragS *); | |
457 | static void finish_vinsn (vliw_insn *); | |
458 | static bfd_boolean emit_single_op (TInsn *); | |
34e41783 | 459 | static int total_frag_text_expansion (fragS *); |
e0001a05 NC |
460 | |
461 | /* Alignment Functions. */ | |
462 | ||
d77b99c9 BW |
463 | static int get_text_align_power (unsigned); |
464 | static int get_text_align_max_fill_size (int, bfd_boolean, bfd_boolean); | |
664df4e4 | 465 | static int branch_align_power (segT); |
e0001a05 NC |
466 | |
467 | /* Helpers for xtensa_relax_frag(). */ | |
468 | ||
7fa3d080 | 469 | static long relax_frag_add_nop (fragS *); |
e0001a05 | 470 | |
b08b5071 | 471 | /* Accessors for additional per-subsegment information. */ |
e0001a05 | 472 | |
7fa3d080 BW |
473 | static unsigned get_last_insn_flags (segT, subsegT); |
474 | static void set_last_insn_flags (segT, subsegT, unsigned, bfd_boolean); | |
b08b5071 BW |
475 | static float get_subseg_total_freq (segT, subsegT); |
476 | static float get_subseg_target_freq (segT, subsegT); | |
477 | static void set_subseg_freq (segT, subsegT, float, float); | |
e0001a05 NC |
478 | |
479 | /* Segment list functions. */ | |
480 | ||
7fa3d080 BW |
481 | static void xtensa_move_literals (void); |
482 | static void xtensa_reorder_segments (void); | |
483 | static void xtensa_switch_to_literal_fragment (emit_state *); | |
484 | static void xtensa_switch_to_non_abs_literal_fragment (emit_state *); | |
485 | static void xtensa_switch_section_emit_state (emit_state *, segT, subsegT); | |
486 | static void xtensa_restore_emit_state (emit_state *); | |
74869ac7 | 487 | static segT cache_literal_section (bfd_boolean); |
e0001a05 | 488 | |
e0001a05 | 489 | /* Import from elf32-xtensa.c in BFD library. */ |
43cd72b9 | 490 | |
74869ac7 | 491 | extern asection *xtensa_get_property_section (asection *, const char *); |
e0001a05 | 492 | |
43cd72b9 BW |
493 | /* op_placement_info functions. */ |
494 | ||
7fa3d080 BW |
495 | static void init_op_placement_info_table (void); |
496 | extern bfd_boolean opcode_fits_format_slot (xtensa_opcode, xtensa_format, int); | |
497 | static int xg_get_single_size (xtensa_opcode); | |
498 | static xtensa_format xg_get_single_format (xtensa_opcode); | |
b2d179be | 499 | static int xg_get_single_slot (xtensa_opcode); |
43cd72b9 | 500 | |
e0001a05 | 501 | /* TInsn and IStack functions. */ |
43cd72b9 | 502 | |
7fa3d080 BW |
503 | static bfd_boolean tinsn_has_symbolic_operands (const TInsn *); |
504 | static bfd_boolean tinsn_has_invalid_symbolic_operands (const TInsn *); | |
505 | static bfd_boolean tinsn_has_complex_operands (const TInsn *); | |
506 | static bfd_boolean tinsn_to_insnbuf (TInsn *, xtensa_insnbuf); | |
507 | static bfd_boolean tinsn_check_arguments (const TInsn *); | |
508 | static void tinsn_from_chars (TInsn *, char *, int); | |
509 | static void tinsn_immed_from_frag (TInsn *, fragS *, int); | |
510 | static int get_num_stack_text_bytes (IStack *); | |
511 | static int get_num_stack_literal_bytes (IStack *); | |
e0001a05 | 512 | |
43cd72b9 BW |
513 | /* vliw_insn functions. */ |
514 | ||
7fa3d080 BW |
515 | static void xg_init_vinsn (vliw_insn *); |
516 | static void xg_clear_vinsn (vliw_insn *); | |
517 | static bfd_boolean vinsn_has_specific_opcodes (vliw_insn *); | |
518 | static void xg_free_vinsn (vliw_insn *); | |
43cd72b9 | 519 | static bfd_boolean vinsn_to_insnbuf |
7fa3d080 BW |
520 | (vliw_insn *, char *, fragS *, bfd_boolean); |
521 | static void vinsn_from_chars (vliw_insn *, char *); | |
43cd72b9 | 522 | |
e0001a05 | 523 | /* Expression Utilities. */ |
43cd72b9 | 524 | |
7fa3d080 BW |
525 | bfd_boolean expr_is_const (const expressionS *); |
526 | offsetT get_expr_const (const expressionS *); | |
527 | void set_expr_const (expressionS *, offsetT); | |
528 | bfd_boolean expr_is_register (const expressionS *); | |
529 | offsetT get_expr_register (const expressionS *); | |
530 | void set_expr_symbol_offset (expressionS *, symbolS *, offsetT); | |
7fa3d080 BW |
531 | bfd_boolean expr_is_equal (expressionS *, expressionS *); |
532 | static void copy_expr (expressionS *, const expressionS *); | |
e0001a05 | 533 | |
9456465c BW |
534 | /* Section renaming. */ |
535 | ||
7fa3d080 | 536 | static void build_section_rename (const char *); |
e0001a05 | 537 | |
e0001a05 NC |
538 | |
539 | /* ISA imported from bfd. */ | |
540 | extern xtensa_isa xtensa_default_isa; | |
541 | ||
542 | extern int target_big_endian; | |
543 | ||
544 | static xtensa_opcode xtensa_addi_opcode; | |
545 | static xtensa_opcode xtensa_addmi_opcode; | |
546 | static xtensa_opcode xtensa_call0_opcode; | |
547 | static xtensa_opcode xtensa_call4_opcode; | |
548 | static xtensa_opcode xtensa_call8_opcode; | |
549 | static xtensa_opcode xtensa_call12_opcode; | |
550 | static xtensa_opcode xtensa_callx0_opcode; | |
551 | static xtensa_opcode xtensa_callx4_opcode; | |
552 | static xtensa_opcode xtensa_callx8_opcode; | |
553 | static xtensa_opcode xtensa_callx12_opcode; | |
43cd72b9 | 554 | static xtensa_opcode xtensa_const16_opcode; |
e0001a05 | 555 | static xtensa_opcode xtensa_entry_opcode; |
d12f9798 | 556 | static xtensa_opcode xtensa_extui_opcode; |
43cd72b9 BW |
557 | static xtensa_opcode xtensa_movi_opcode; |
558 | static xtensa_opcode xtensa_movi_n_opcode; | |
e0001a05 | 559 | static xtensa_opcode xtensa_isync_opcode; |
e0001a05 | 560 | static xtensa_opcode xtensa_jx_opcode; |
43cd72b9 | 561 | static xtensa_opcode xtensa_l32r_opcode; |
e0001a05 NC |
562 | static xtensa_opcode xtensa_loop_opcode; |
563 | static xtensa_opcode xtensa_loopnez_opcode; | |
564 | static xtensa_opcode xtensa_loopgtz_opcode; | |
43cd72b9 | 565 | static xtensa_opcode xtensa_nop_opcode; |
e0001a05 NC |
566 | static xtensa_opcode xtensa_nop_n_opcode; |
567 | static xtensa_opcode xtensa_or_opcode; | |
568 | static xtensa_opcode xtensa_ret_opcode; | |
569 | static xtensa_opcode xtensa_ret_n_opcode; | |
570 | static xtensa_opcode xtensa_retw_opcode; | |
571 | static xtensa_opcode xtensa_retw_n_opcode; | |
43cd72b9 | 572 | static xtensa_opcode xtensa_rsr_lcount_opcode; |
e0001a05 NC |
573 | static xtensa_opcode xtensa_waiti_opcode; |
574 | ||
575 | \f | |
576 | /* Command-line Options. */ | |
577 | ||
578 | bfd_boolean use_literal_section = TRUE; | |
579 | static bfd_boolean align_targets = TRUE; | |
43cd72b9 | 580 | static bfd_boolean warn_unaligned_branch_targets = FALSE; |
e0001a05 | 581 | static bfd_boolean has_a0_b_retw = FALSE; |
43cd72b9 BW |
582 | static bfd_boolean workaround_a0_b_retw = FALSE; |
583 | static bfd_boolean workaround_b_j_loop_end = FALSE; | |
584 | static bfd_boolean workaround_short_loop = FALSE; | |
e0001a05 | 585 | static bfd_boolean maybe_has_short_loop = FALSE; |
43cd72b9 | 586 | static bfd_boolean workaround_close_loop_end = FALSE; |
e0001a05 | 587 | static bfd_boolean maybe_has_close_loop_end = FALSE; |
03aaa593 | 588 | static bfd_boolean enforce_three_byte_loop_align = FALSE; |
e0001a05 | 589 | |
43cd72b9 BW |
590 | /* When workaround_short_loops is TRUE, all loops with early exits must |
591 | have at least 3 instructions. workaround_all_short_loops is a modifier | |
592 | to the workaround_short_loop flag. In addition to the | |
593 | workaround_short_loop actions, all straightline loopgtz and loopnez | |
594 | must have at least 3 instructions. */ | |
e0001a05 | 595 | |
43cd72b9 | 596 | static bfd_boolean workaround_all_short_loops = FALSE; |
e0001a05 | 597 | |
7fa3d080 BW |
598 | |
599 | static void | |
600 | xtensa_setup_hw_workarounds (int earliest, int latest) | |
601 | { | |
602 | if (earliest > latest) | |
603 | as_fatal (_("illegal range of target hardware versions")); | |
604 | ||
605 | /* Enable all workarounds for pre-T1050.0 hardware. */ | |
606 | if (earliest < 105000 || latest < 105000) | |
607 | { | |
608 | workaround_a0_b_retw |= TRUE; | |
609 | workaround_b_j_loop_end |= TRUE; | |
610 | workaround_short_loop |= TRUE; | |
611 | workaround_close_loop_end |= TRUE; | |
612 | workaround_all_short_loops |= TRUE; | |
03aaa593 | 613 | enforce_three_byte_loop_align = TRUE; |
7fa3d080 BW |
614 | } |
615 | } | |
616 | ||
617 | ||
e0001a05 NC |
618 | enum |
619 | { | |
620 | option_density = OPTION_MD_BASE, | |
621 | option_no_density, | |
622 | ||
623 | option_relax, | |
624 | option_no_relax, | |
625 | ||
43cd72b9 BW |
626 | option_link_relax, |
627 | option_no_link_relax, | |
628 | ||
e0001a05 NC |
629 | option_generics, |
630 | option_no_generics, | |
631 | ||
43cd72b9 BW |
632 | option_transform, |
633 | option_no_transform, | |
634 | ||
e0001a05 NC |
635 | option_text_section_literals, |
636 | option_no_text_section_literals, | |
637 | ||
43cd72b9 BW |
638 | option_absolute_literals, |
639 | option_no_absolute_literals, | |
640 | ||
e0001a05 NC |
641 | option_align_targets, |
642 | option_no_align_targets, | |
643 | ||
43cd72b9 | 644 | option_warn_unaligned_targets, |
e0001a05 NC |
645 | |
646 | option_longcalls, | |
647 | option_no_longcalls, | |
648 | ||
649 | option_workaround_a0_b_retw, | |
650 | option_no_workaround_a0_b_retw, | |
651 | ||
652 | option_workaround_b_j_loop_end, | |
653 | option_no_workaround_b_j_loop_end, | |
654 | ||
655 | option_workaround_short_loop, | |
656 | option_no_workaround_short_loop, | |
657 | ||
658 | option_workaround_all_short_loops, | |
659 | option_no_workaround_all_short_loops, | |
660 | ||
661 | option_workaround_close_loop_end, | |
662 | option_no_workaround_close_loop_end, | |
663 | ||
664 | option_no_workarounds, | |
665 | ||
e0001a05 | 666 | option_rename_section_name, |
e0001a05 | 667 | |
43cd72b9 BW |
668 | option_prefer_l32r, |
669 | option_prefer_const16, | |
670 | ||
671 | option_target_hardware | |
e0001a05 NC |
672 | }; |
673 | ||
674 | const char *md_shortopts = ""; | |
675 | ||
676 | struct option md_longopts[] = | |
677 | { | |
43cd72b9 BW |
678 | { "density", no_argument, NULL, option_density }, |
679 | { "no-density", no_argument, NULL, option_no_density }, | |
680 | ||
681 | /* Both "relax" and "generics" are deprecated and treated as equivalent | |
682 | to the "transform" option. */ | |
683 | { "relax", no_argument, NULL, option_relax }, | |
684 | { "no-relax", no_argument, NULL, option_no_relax }, | |
685 | { "generics", no_argument, NULL, option_generics }, | |
686 | { "no-generics", no_argument, NULL, option_no_generics }, | |
687 | ||
688 | { "transform", no_argument, NULL, option_transform }, | |
689 | { "no-transform", no_argument, NULL, option_no_transform }, | |
690 | { "text-section-literals", no_argument, NULL, option_text_section_literals }, | |
691 | { "no-text-section-literals", no_argument, NULL, | |
692 | option_no_text_section_literals }, | |
693 | { "absolute-literals", no_argument, NULL, option_absolute_literals }, | |
694 | { "no-absolute-literals", no_argument, NULL, option_no_absolute_literals }, | |
e0001a05 NC |
695 | /* This option was changed from -align-target to -target-align |
696 | because it conflicted with the "-al" option. */ | |
43cd72b9 | 697 | { "target-align", no_argument, NULL, option_align_targets }, |
7fa3d080 BW |
698 | { "no-target-align", no_argument, NULL, option_no_align_targets }, |
699 | { "warn-unaligned-targets", no_argument, NULL, | |
700 | option_warn_unaligned_targets }, | |
43cd72b9 BW |
701 | { "longcalls", no_argument, NULL, option_longcalls }, |
702 | { "no-longcalls", no_argument, NULL, option_no_longcalls }, | |
703 | ||
704 | { "no-workaround-a0-b-retw", no_argument, NULL, | |
705 | option_no_workaround_a0_b_retw }, | |
706 | { "workaround-a0-b-retw", no_argument, NULL, option_workaround_a0_b_retw }, | |
e0001a05 | 707 | |
43cd72b9 BW |
708 | { "no-workaround-b-j-loop-end", no_argument, NULL, |
709 | option_no_workaround_b_j_loop_end }, | |
710 | { "workaround-b-j-loop-end", no_argument, NULL, | |
711 | option_workaround_b_j_loop_end }, | |
e0001a05 | 712 | |
43cd72b9 BW |
713 | { "no-workaround-short-loops", no_argument, NULL, |
714 | option_no_workaround_short_loop }, | |
7fa3d080 BW |
715 | { "workaround-short-loops", no_argument, NULL, |
716 | option_workaround_short_loop }, | |
e0001a05 | 717 | |
43cd72b9 BW |
718 | { "no-workaround-all-short-loops", no_argument, NULL, |
719 | option_no_workaround_all_short_loops }, | |
720 | { "workaround-all-short-loop", no_argument, NULL, | |
721 | option_workaround_all_short_loops }, | |
722 | ||
723 | { "prefer-l32r", no_argument, NULL, option_prefer_l32r }, | |
724 | { "prefer-const16", no_argument, NULL, option_prefer_const16 }, | |
725 | ||
726 | { "no-workarounds", no_argument, NULL, option_no_workarounds }, | |
727 | ||
728 | { "no-workaround-close-loop-end", no_argument, NULL, | |
729 | option_no_workaround_close_loop_end }, | |
730 | { "workaround-close-loop-end", no_argument, NULL, | |
731 | option_workaround_close_loop_end }, | |
e0001a05 | 732 | |
7fa3d080 | 733 | { "rename-section", required_argument, NULL, option_rename_section_name }, |
e0001a05 | 734 | |
43cd72b9 BW |
735 | { "link-relax", no_argument, NULL, option_link_relax }, |
736 | { "no-link-relax", no_argument, NULL, option_no_link_relax }, | |
737 | ||
738 | { "target-hardware", required_argument, NULL, option_target_hardware }, | |
739 | ||
740 | { NULL, no_argument, NULL, 0 } | |
e0001a05 NC |
741 | }; |
742 | ||
743 | size_t md_longopts_size = sizeof md_longopts; | |
744 | ||
745 | ||
746 | int | |
7fa3d080 | 747 | md_parse_option (int c, char *arg) |
e0001a05 NC |
748 | { |
749 | switch (c) | |
750 | { | |
751 | case option_density: | |
43cd72b9 | 752 | as_warn (_("--density option is ignored")); |
e0001a05 NC |
753 | return 1; |
754 | case option_no_density: | |
43cd72b9 | 755 | as_warn (_("--no-density option is ignored")); |
e0001a05 | 756 | return 1; |
43cd72b9 BW |
757 | case option_link_relax: |
758 | linkrelax = 1; | |
e0001a05 | 759 | return 1; |
43cd72b9 BW |
760 | case option_no_link_relax: |
761 | linkrelax = 0; | |
e0001a05 | 762 | return 1; |
43cd72b9 BW |
763 | case option_generics: |
764 | as_warn (_("--generics is deprecated; use --transform instead")); | |
765 | return md_parse_option (option_transform, arg); | |
766 | case option_no_generics: | |
767 | as_warn (_("--no-generics is deprecated; use --no-transform instead")); | |
768 | return md_parse_option (option_no_transform, arg); | |
769 | case option_relax: | |
770 | as_warn (_("--relax is deprecated; use --transform instead")); | |
771 | return md_parse_option (option_transform, arg); | |
772 | case option_no_relax: | |
773 | as_warn (_("--no-relax is deprecated; use --no-transform instead")); | |
774 | return md_parse_option (option_no_transform, arg); | |
e0001a05 NC |
775 | case option_longcalls: |
776 | directive_state[directive_longcalls] = TRUE; | |
777 | return 1; | |
778 | case option_no_longcalls: | |
779 | directive_state[directive_longcalls] = FALSE; | |
780 | return 1; | |
781 | case option_text_section_literals: | |
782 | use_literal_section = FALSE; | |
783 | return 1; | |
784 | case option_no_text_section_literals: | |
785 | use_literal_section = TRUE; | |
786 | return 1; | |
43cd72b9 BW |
787 | case option_absolute_literals: |
788 | if (!absolute_literals_supported) | |
789 | { | |
790 | as_fatal (_("--absolute-literals option not supported in this Xtensa configuration")); | |
791 | return 0; | |
792 | } | |
793 | directive_state[directive_absolute_literals] = TRUE; | |
794 | return 1; | |
795 | case option_no_absolute_literals: | |
796 | directive_state[directive_absolute_literals] = FALSE; | |
797 | return 1; | |
798 | ||
e0001a05 NC |
799 | case option_workaround_a0_b_retw: |
800 | workaround_a0_b_retw = TRUE; | |
e0001a05 NC |
801 | return 1; |
802 | case option_no_workaround_a0_b_retw: | |
803 | workaround_a0_b_retw = FALSE; | |
e0001a05 NC |
804 | return 1; |
805 | case option_workaround_b_j_loop_end: | |
806 | workaround_b_j_loop_end = TRUE; | |
e0001a05 NC |
807 | return 1; |
808 | case option_no_workaround_b_j_loop_end: | |
809 | workaround_b_j_loop_end = FALSE; | |
e0001a05 NC |
810 | return 1; |
811 | ||
812 | case option_workaround_short_loop: | |
813 | workaround_short_loop = TRUE; | |
e0001a05 NC |
814 | return 1; |
815 | case option_no_workaround_short_loop: | |
816 | workaround_short_loop = FALSE; | |
e0001a05 NC |
817 | return 1; |
818 | ||
819 | case option_workaround_all_short_loops: | |
820 | workaround_all_short_loops = TRUE; | |
e0001a05 NC |
821 | return 1; |
822 | case option_no_workaround_all_short_loops: | |
823 | workaround_all_short_loops = FALSE; | |
e0001a05 NC |
824 | return 1; |
825 | ||
826 | case option_workaround_close_loop_end: | |
827 | workaround_close_loop_end = TRUE; | |
e0001a05 NC |
828 | return 1; |
829 | case option_no_workaround_close_loop_end: | |
830 | workaround_close_loop_end = FALSE; | |
e0001a05 NC |
831 | return 1; |
832 | ||
833 | case option_no_workarounds: | |
834 | workaround_a0_b_retw = FALSE; | |
e0001a05 | 835 | workaround_b_j_loop_end = FALSE; |
e0001a05 | 836 | workaround_short_loop = FALSE; |
e0001a05 | 837 | workaround_all_short_loops = FALSE; |
e0001a05 | 838 | workaround_close_loop_end = FALSE; |
e0001a05 | 839 | return 1; |
43cd72b9 | 840 | |
e0001a05 NC |
841 | case option_align_targets: |
842 | align_targets = TRUE; | |
843 | return 1; | |
844 | case option_no_align_targets: | |
845 | align_targets = FALSE; | |
846 | return 1; | |
847 | ||
43cd72b9 BW |
848 | case option_warn_unaligned_targets: |
849 | warn_unaligned_branch_targets = TRUE; | |
e0001a05 NC |
850 | return 1; |
851 | ||
e0001a05 NC |
852 | case option_rename_section_name: |
853 | build_section_rename (arg); | |
854 | return 1; | |
e0001a05 NC |
855 | |
856 | case 'Q': | |
857 | /* -Qy, -Qn: SVR4 arguments controlling whether a .comment section | |
858 | should be emitted or not. FIXME: Not implemented. */ | |
859 | return 1; | |
c138bc38 | 860 | |
43cd72b9 BW |
861 | case option_prefer_l32r: |
862 | if (prefer_const16) | |
863 | as_fatal (_("prefer-l32r conflicts with prefer-const16")); | |
864 | prefer_l32r = 1; | |
865 | return 1; | |
866 | ||
867 | case option_prefer_const16: | |
868 | if (prefer_l32r) | |
869 | as_fatal (_("prefer-const16 conflicts with prefer-l32r")); | |
870 | prefer_const16 = 1; | |
871 | return 1; | |
872 | ||
c138bc38 | 873 | case option_target_hardware: |
43cd72b9 BW |
874 | { |
875 | int earliest, latest = 0; | |
876 | if (*arg == 0 || *arg == '-') | |
877 | as_fatal (_("invalid target hardware version")); | |
878 | ||
879 | earliest = strtol (arg, &arg, 0); | |
880 | ||
881 | if (*arg == 0) | |
882 | latest = earliest; | |
883 | else if (*arg == '-') | |
884 | { | |
885 | if (*++arg == 0) | |
886 | as_fatal (_("invalid target hardware version")); | |
887 | latest = strtol (arg, &arg, 0); | |
888 | } | |
889 | if (*arg != 0) | |
890 | as_fatal (_("invalid target hardware version")); | |
891 | ||
892 | xtensa_setup_hw_workarounds (earliest, latest); | |
893 | return 1; | |
894 | } | |
895 | ||
896 | case option_transform: | |
897 | /* This option has no affect other than to use the defaults, | |
898 | which are already set. */ | |
899 | return 1; | |
900 | ||
901 | case option_no_transform: | |
902 | /* This option turns off all transformations of any kind. | |
903 | However, because we want to preserve the state of other | |
904 | directives, we only change its own field. Thus, before | |
905 | you perform any transformation, always check if transform | |
906 | is available. If you use the functions we provide for this | |
907 | purpose, you will be ok. */ | |
908 | directive_state[directive_transform] = FALSE; | |
909 | return 1; | |
910 | ||
e0001a05 NC |
911 | default: |
912 | return 0; | |
913 | } | |
914 | } | |
915 | ||
916 | ||
917 | void | |
7fa3d080 | 918 | md_show_usage (FILE *stream) |
e0001a05 | 919 | { |
43cd72b9 BW |
920 | fputs ("\n\ |
921 | Xtensa options:\n\ | |
9456465c BW |
922 | --[no-]text-section-literals\n\ |
923 | [Do not] put literals in the text section\n\ | |
924 | --[no-]absolute-literals\n\ | |
925 | [Do not] default to use non-PC-relative literals\n\ | |
926 | --[no-]target-align [Do not] try to align branch targets\n\ | |
927 | --[no-]longcalls [Do not] emit 32-bit call sequences\n\ | |
928 | --[no-]transform [Do not] transform instructions\n\ | |
929 | --rename-section old=new Rename section 'old' to 'new'\n", stream); | |
e0001a05 NC |
930 | } |
931 | ||
7fa3d080 BW |
932 | \f |
933 | /* Functions related to the list of current label symbols. */ | |
43cd72b9 BW |
934 | |
935 | static void | |
7fa3d080 | 936 | xtensa_add_insn_label (symbolS *sym) |
43cd72b9 | 937 | { |
7fa3d080 | 938 | sym_list *l; |
43cd72b9 | 939 | |
7fa3d080 BW |
940 | if (!free_insn_labels) |
941 | l = (sym_list *) xmalloc (sizeof (sym_list)); | |
942 | else | |
43cd72b9 | 943 | { |
7fa3d080 BW |
944 | l = free_insn_labels; |
945 | free_insn_labels = l->next; | |
946 | } | |
947 | ||
948 | l->sym = sym; | |
949 | l->next = insn_labels; | |
950 | insn_labels = l; | |
951 | } | |
952 | ||
953 | ||
954 | static void | |
955 | xtensa_clear_insn_labels (void) | |
956 | { | |
957 | sym_list **pl; | |
958 | ||
959 | for (pl = &free_insn_labels; *pl != NULL; pl = &(*pl)->next) | |
960 | ; | |
961 | *pl = insn_labels; | |
962 | insn_labels = NULL; | |
963 | } | |
964 | ||
965 | ||
7fa3d080 | 966 | static void |
c3ea6048 | 967 | xtensa_move_labels (fragS *new_frag, valueT new_offset) |
7fa3d080 BW |
968 | { |
969 | sym_list *lit; | |
970 | ||
971 | for (lit = insn_labels; lit; lit = lit->next) | |
972 | { | |
973 | symbolS *lit_sym = lit->sym; | |
c3ea6048 BW |
974 | S_SET_VALUE (lit_sym, new_offset); |
975 | symbol_set_frag (lit_sym, new_frag); | |
43cd72b9 BW |
976 | } |
977 | } | |
978 | ||
e0001a05 NC |
979 | \f |
980 | /* Directive data and functions. */ | |
981 | ||
982 | typedef struct state_stackS_struct | |
983 | { | |
984 | directiveE directive; | |
985 | bfd_boolean negated; | |
986 | bfd_boolean old_state; | |
987 | const char *file; | |
988 | unsigned int line; | |
989 | const void *datum; | |
990 | struct state_stackS_struct *prev; | |
991 | } state_stackS; | |
992 | ||
993 | state_stackS *directive_state_stack; | |
994 | ||
995 | const pseudo_typeS md_pseudo_table[] = | |
996 | { | |
43cd72b9 BW |
997 | { "align", s_align_bytes, 0 }, /* Defaulting is invalid (0). */ |
998 | { "literal_position", xtensa_literal_position, 0 }, | |
999 | { "frame", s_ignore, 0 }, /* Formerly used for STABS debugging. */ | |
1000 | { "long", xtensa_elf_cons, 4 }, | |
1001 | { "word", xtensa_elf_cons, 4 }, | |
1002 | { "short", xtensa_elf_cons, 2 }, | |
1003 | { "begin", xtensa_begin_directive, 0 }, | |
1004 | { "end", xtensa_end_directive, 0 }, | |
43cd72b9 BW |
1005 | { "literal", xtensa_literal_pseudo, 0 }, |
1006 | { "frequency", xtensa_frequency_pseudo, 0 }, | |
1007 | { NULL, 0, 0 }, | |
e0001a05 NC |
1008 | }; |
1009 | ||
1010 | ||
7fa3d080 BW |
1011 | static bfd_boolean |
1012 | use_transform (void) | |
e0001a05 | 1013 | { |
43cd72b9 BW |
1014 | /* After md_end, you should be checking frag by frag, rather |
1015 | than state directives. */ | |
1016 | assert (!past_xtensa_end); | |
1017 | return directive_state[directive_transform]; | |
e0001a05 NC |
1018 | } |
1019 | ||
1020 | ||
7fa3d080 BW |
1021 | static bfd_boolean |
1022 | do_align_targets (void) | |
e0001a05 | 1023 | { |
7b1cc377 BW |
1024 | /* Do not use this function after md_end; just look at align_targets |
1025 | instead. There is no target-align directive, so alignment is either | |
1026 | enabled for all frags or not done at all. */ | |
43cd72b9 BW |
1027 | assert (!past_xtensa_end); |
1028 | return align_targets && use_transform (); | |
e0001a05 NC |
1029 | } |
1030 | ||
1031 | ||
1032 | static void | |
7fa3d080 | 1033 | directive_push (directiveE directive, bfd_boolean negated, const void *datum) |
e0001a05 NC |
1034 | { |
1035 | char *file; | |
1036 | unsigned int line; | |
1037 | state_stackS *stack = (state_stackS *) xmalloc (sizeof (state_stackS)); | |
1038 | ||
1039 | as_where (&file, &line); | |
1040 | ||
1041 | stack->directive = directive; | |
1042 | stack->negated = negated; | |
1043 | stack->old_state = directive_state[directive]; | |
1044 | stack->file = file; | |
1045 | stack->line = line; | |
1046 | stack->datum = datum; | |
1047 | stack->prev = directive_state_stack; | |
1048 | directive_state_stack = stack; | |
1049 | ||
1050 | directive_state[directive] = !negated; | |
1051 | } | |
1052 | ||
7fa3d080 | 1053 | |
e0001a05 | 1054 | static void |
7fa3d080 BW |
1055 | directive_pop (directiveE *directive, |
1056 | bfd_boolean *negated, | |
1057 | const char **file, | |
1058 | unsigned int *line, | |
1059 | const void **datum) | |
e0001a05 NC |
1060 | { |
1061 | state_stackS *top = directive_state_stack; | |
1062 | ||
1063 | if (!directive_state_stack) | |
1064 | { | |
1065 | as_bad (_("unmatched end directive")); | |
1066 | *directive = directive_none; | |
1067 | return; | |
1068 | } | |
1069 | ||
1070 | directive_state[directive_state_stack->directive] = top->old_state; | |
1071 | *directive = top->directive; | |
1072 | *negated = top->negated; | |
1073 | *file = top->file; | |
1074 | *line = top->line; | |
1075 | *datum = top->datum; | |
1076 | directive_state_stack = top->prev; | |
1077 | free (top); | |
1078 | } | |
1079 | ||
1080 | ||
1081 | static void | |
7fa3d080 | 1082 | directive_balance (void) |
e0001a05 NC |
1083 | { |
1084 | while (directive_state_stack) | |
1085 | { | |
1086 | directiveE directive; | |
1087 | bfd_boolean negated; | |
1088 | const char *file; | |
1089 | unsigned int line; | |
1090 | const void *datum; | |
1091 | ||
1092 | directive_pop (&directive, &negated, &file, &line, &datum); | |
1093 | as_warn_where ((char *) file, line, | |
1094 | _(".begin directive with no matching .end directive")); | |
1095 | } | |
1096 | } | |
1097 | ||
1098 | ||
1099 | static bfd_boolean | |
7fa3d080 | 1100 | inside_directive (directiveE dir) |
e0001a05 NC |
1101 | { |
1102 | state_stackS *top = directive_state_stack; | |
1103 | ||
1104 | while (top && top->directive != dir) | |
1105 | top = top->prev; | |
1106 | ||
1107 | return (top != NULL); | |
1108 | } | |
1109 | ||
1110 | ||
1111 | static void | |
7fa3d080 | 1112 | get_directive (directiveE *directive, bfd_boolean *negated) |
e0001a05 NC |
1113 | { |
1114 | int len; | |
1115 | unsigned i; | |
43cd72b9 | 1116 | char *directive_string; |
e0001a05 NC |
1117 | |
1118 | if (strncmp (input_line_pointer, "no-", 3) != 0) | |
1119 | *negated = FALSE; | |
1120 | else | |
1121 | { | |
1122 | *negated = TRUE; | |
1123 | input_line_pointer += 3; | |
1124 | } | |
1125 | ||
1126 | len = strspn (input_line_pointer, | |
43cd72b9 BW |
1127 | "abcdefghijklmnopqrstuvwxyz_-/0123456789."); |
1128 | ||
1129 | /* This code is a hack to make .begin [no-][generics|relax] exactly | |
1130 | equivalent to .begin [no-]transform. We should remove it when | |
1131 | we stop accepting those options. */ | |
c138bc38 | 1132 | |
43cd72b9 BW |
1133 | if (strncmp (input_line_pointer, "generics", strlen ("generics")) == 0) |
1134 | { | |
1135 | as_warn (_("[no-]generics is deprecated; use [no-]transform instead")); | |
1136 | directive_string = "transform"; | |
1137 | } | |
1138 | else if (strncmp (input_line_pointer, "relax", strlen ("relax")) == 0) | |
1139 | { | |
1140 | as_warn (_("[no-]relax is deprecated; use [no-]transform instead")); | |
1141 | directive_string = "transform"; | |
c138bc38 | 1142 | } |
43cd72b9 BW |
1143 | else |
1144 | directive_string = input_line_pointer; | |
e0001a05 NC |
1145 | |
1146 | for (i = 0; i < sizeof (directive_info) / sizeof (*directive_info); ++i) | |
1147 | { | |
43cd72b9 | 1148 | if (strncmp (directive_string, directive_info[i].name, len) == 0) |
e0001a05 NC |
1149 | { |
1150 | input_line_pointer += len; | |
1151 | *directive = (directiveE) i; | |
1152 | if (*negated && !directive_info[i].can_be_negated) | |
43cd72b9 | 1153 | as_bad (_("directive %s cannot be negated"), |
e0001a05 NC |
1154 | directive_info[i].name); |
1155 | return; | |
1156 | } | |
1157 | } | |
1158 | ||
1159 | as_bad (_("unknown directive")); | |
1160 | *directive = (directiveE) XTENSA_UNDEFINED; | |
1161 | } | |
1162 | ||
1163 | ||
1164 | static void | |
7fa3d080 | 1165 | xtensa_begin_directive (int ignore ATTRIBUTE_UNUSED) |
e0001a05 NC |
1166 | { |
1167 | directiveE directive; | |
1168 | bfd_boolean negated; | |
1169 | emit_state *state; | |
e0001a05 NC |
1170 | lit_state *ls; |
1171 | ||
1172 | get_directive (&directive, &negated); | |
1173 | if (directive == (directiveE) XTENSA_UNDEFINED) | |
1174 | { | |
1175 | discard_rest_of_line (); | |
1176 | return; | |
1177 | } | |
1178 | ||
43cd72b9 BW |
1179 | if (cur_vinsn.inside_bundle) |
1180 | as_bad (_("directives are not valid inside bundles")); | |
1181 | ||
e0001a05 NC |
1182 | switch (directive) |
1183 | { | |
1184 | case directive_literal: | |
82e7541d BW |
1185 | if (!inside_directive (directive_literal)) |
1186 | { | |
1187 | /* Previous labels go with whatever follows this directive, not with | |
1188 | the literal, so save them now. */ | |
1189 | saved_insn_labels = insn_labels; | |
1190 | insn_labels = NULL; | |
1191 | } | |
43cd72b9 | 1192 | as_warn (_(".begin literal is deprecated; use .literal instead")); |
e0001a05 NC |
1193 | state = (emit_state *) xmalloc (sizeof (emit_state)); |
1194 | xtensa_switch_to_literal_fragment (state); | |
1195 | directive_push (directive_literal, negated, state); | |
1196 | break; | |
1197 | ||
1198 | case directive_literal_prefix: | |
c138bc38 | 1199 | /* Have to flush pending output because a movi relaxed to an l32r |
43cd72b9 BW |
1200 | might produce a literal. */ |
1201 | md_flush_pending_output (); | |
e0001a05 NC |
1202 | /* Check to see if the current fragment is a literal |
1203 | fragment. If it is, then this operation is not allowed. */ | |
43cd72b9 | 1204 | if (generating_literals) |
e0001a05 NC |
1205 | { |
1206 | as_bad (_("cannot set literal_prefix inside literal fragment")); | |
1207 | return; | |
1208 | } | |
1209 | ||
1210 | /* Allocate the literal state for this section and push | |
1211 | onto the directive stack. */ | |
1212 | ls = xmalloc (sizeof (lit_state)); | |
1213 | assert (ls); | |
1214 | ||
1215 | *ls = default_lit_sections; | |
e0001a05 NC |
1216 | directive_push (directive_literal_prefix, negated, ls); |
1217 | ||
e0001a05 | 1218 | /* Process the new prefix. */ |
74869ac7 | 1219 | xtensa_literal_prefix (); |
e0001a05 NC |
1220 | break; |
1221 | ||
1222 | case directive_freeregs: | |
1223 | /* This information is currently unused, but we'll accept the statement | |
1224 | and just discard the rest of the line. This won't check the syntax, | |
1225 | but it will accept every correct freeregs directive. */ | |
1226 | input_line_pointer += strcspn (input_line_pointer, "\n"); | |
1227 | directive_push (directive_freeregs, negated, 0); | |
1228 | break; | |
1229 | ||
43cd72b9 BW |
1230 | case directive_schedule: |
1231 | md_flush_pending_output (); | |
1232 | frag_var (rs_fill, 0, 0, frag_now->fr_subtype, | |
1233 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
1234 | directive_push (directive_schedule, negated, 0); | |
1235 | xtensa_set_frag_assembly_state (frag_now); | |
1236 | break; | |
1237 | ||
e0001a05 | 1238 | case directive_density: |
43cd72b9 BW |
1239 | as_warn (_(".begin [no-]density is ignored")); |
1240 | break; | |
1241 | ||
1242 | case directive_absolute_literals: | |
1243 | md_flush_pending_output (); | |
1244 | if (!absolute_literals_supported && !negated) | |
e0001a05 | 1245 | { |
43cd72b9 | 1246 | as_warn (_("Xtensa absolute literals option not supported; ignored")); |
e0001a05 NC |
1247 | break; |
1248 | } | |
43cd72b9 BW |
1249 | xtensa_set_frag_assembly_state (frag_now); |
1250 | directive_push (directive, negated, 0); | |
1251 | break; | |
e0001a05 NC |
1252 | |
1253 | default: | |
43cd72b9 BW |
1254 | md_flush_pending_output (); |
1255 | xtensa_set_frag_assembly_state (frag_now); | |
e0001a05 NC |
1256 | directive_push (directive, negated, 0); |
1257 | break; | |
1258 | } | |
1259 | ||
1260 | demand_empty_rest_of_line (); | |
1261 | } | |
1262 | ||
1263 | ||
1264 | static void | |
7fa3d080 | 1265 | xtensa_end_directive (int ignore ATTRIBUTE_UNUSED) |
e0001a05 NC |
1266 | { |
1267 | directiveE begin_directive, end_directive; | |
1268 | bfd_boolean begin_negated, end_negated; | |
1269 | const char *file; | |
1270 | unsigned int line; | |
1271 | emit_state *state; | |
43cd72b9 | 1272 | emit_state **state_ptr; |
e0001a05 NC |
1273 | lit_state *s; |
1274 | ||
43cd72b9 BW |
1275 | if (cur_vinsn.inside_bundle) |
1276 | as_bad (_("directives are not valid inside bundles")); | |
82e7541d | 1277 | |
e0001a05 | 1278 | get_directive (&end_directive, &end_negated); |
43cd72b9 BW |
1279 | |
1280 | md_flush_pending_output (); | |
1281 | ||
1282 | switch (end_directive) | |
e0001a05 | 1283 | { |
43cd72b9 | 1284 | case (directiveE) XTENSA_UNDEFINED: |
e0001a05 NC |
1285 | discard_rest_of_line (); |
1286 | return; | |
e0001a05 | 1287 | |
43cd72b9 BW |
1288 | case directive_density: |
1289 | as_warn (_(".end [no-]density is ignored")); | |
e0001a05 | 1290 | demand_empty_rest_of_line (); |
43cd72b9 BW |
1291 | break; |
1292 | ||
1293 | case directive_absolute_literals: | |
1294 | if (!absolute_literals_supported && !end_negated) | |
1295 | { | |
1296 | as_warn (_("Xtensa absolute literals option not supported; ignored")); | |
1297 | demand_empty_rest_of_line (); | |
1298 | return; | |
1299 | } | |
1300 | break; | |
1301 | ||
1302 | default: | |
1303 | break; | |
e0001a05 NC |
1304 | } |
1305 | ||
43cd72b9 | 1306 | state_ptr = &state; /* use state_ptr to avoid type-punning warning */ |
e0001a05 | 1307 | directive_pop (&begin_directive, &begin_negated, &file, &line, |
43cd72b9 | 1308 | (const void **) state_ptr); |
e0001a05 NC |
1309 | |
1310 | if (begin_directive != directive_none) | |
1311 | { | |
1312 | if (begin_directive != end_directive || begin_negated != end_negated) | |
1313 | { | |
1314 | as_bad (_("does not match begin %s%s at %s:%d"), | |
1315 | begin_negated ? "no-" : "", | |
1316 | directive_info[begin_directive].name, file, line); | |
1317 | } | |
1318 | else | |
1319 | { | |
1320 | switch (end_directive) | |
1321 | { | |
1322 | case directive_literal: | |
1323 | frag_var (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
1324 | xtensa_restore_emit_state (state); | |
43cd72b9 | 1325 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 | 1326 | free (state); |
82e7541d BW |
1327 | if (!inside_directive (directive_literal)) |
1328 | { | |
1329 | /* Restore the list of current labels. */ | |
1330 | xtensa_clear_insn_labels (); | |
1331 | insn_labels = saved_insn_labels; | |
1332 | } | |
e0001a05 NC |
1333 | break; |
1334 | ||
e0001a05 NC |
1335 | case directive_literal_prefix: |
1336 | /* Restore the default collection sections from saved state. */ | |
1337 | s = (lit_state *) state; | |
1338 | assert (s); | |
e8247da7 | 1339 | default_lit_sections = *s; |
e0001a05 | 1340 | |
74869ac7 BW |
1341 | /* Free the state storage. */ |
1342 | free (s->lit_prefix); | |
e0001a05 NC |
1343 | free (s); |
1344 | break; | |
1345 | ||
43cd72b9 BW |
1346 | case directive_schedule: |
1347 | case directive_freeregs: | |
1348 | break; | |
1349 | ||
e0001a05 | 1350 | default: |
43cd72b9 | 1351 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
1352 | break; |
1353 | } | |
1354 | } | |
1355 | } | |
1356 | ||
1357 | demand_empty_rest_of_line (); | |
1358 | } | |
1359 | ||
1360 | ||
1361 | /* Place an aligned literal fragment at the current location. */ | |
1362 | ||
1363 | static void | |
7fa3d080 | 1364 | xtensa_literal_position (int ignore ATTRIBUTE_UNUSED) |
e0001a05 | 1365 | { |
43cd72b9 BW |
1366 | md_flush_pending_output (); |
1367 | ||
e0001a05 NC |
1368 | if (inside_directive (directive_literal)) |
1369 | as_warn (_(".literal_position inside literal directive; ignoring")); | |
43cd72b9 | 1370 | xtensa_mark_literal_pool_location (); |
e0001a05 NC |
1371 | |
1372 | demand_empty_rest_of_line (); | |
82e7541d | 1373 | xtensa_clear_insn_labels (); |
e0001a05 NC |
1374 | } |
1375 | ||
1376 | ||
43cd72b9 | 1377 | /* Support .literal label, expr, ... */ |
e0001a05 NC |
1378 | |
1379 | static void | |
7fa3d080 | 1380 | xtensa_literal_pseudo (int ignored ATTRIBUTE_UNUSED) |
e0001a05 NC |
1381 | { |
1382 | emit_state state; | |
1745fcba | 1383 | char *p, *base_name; |
e0001a05 | 1384 | char c; |
e0001a05 NC |
1385 | segT dest_seg; |
1386 | ||
82e7541d BW |
1387 | if (inside_directive (directive_literal)) |
1388 | { | |
1389 | as_bad (_(".literal not allowed inside .begin literal region")); | |
1390 | ignore_rest_of_line (); | |
1391 | return; | |
1392 | } | |
1393 | ||
43cd72b9 BW |
1394 | md_flush_pending_output (); |
1395 | ||
82e7541d BW |
1396 | /* Previous labels go with whatever follows this directive, not with |
1397 | the literal, so save them now. */ | |
1398 | saved_insn_labels = insn_labels; | |
1399 | insn_labels = NULL; | |
1400 | ||
e0001a05 NC |
1401 | /* If we are using text-section literals, then this is the right value... */ |
1402 | dest_seg = now_seg; | |
1403 | ||
1404 | base_name = input_line_pointer; | |
1405 | ||
1406 | xtensa_switch_to_literal_fragment (&state); | |
1407 | ||
43cd72b9 | 1408 | /* ...but if we aren't using text-section-literals, then we |
e0001a05 | 1409 | need to put them in the section we just switched to. */ |
43cd72b9 | 1410 | if (use_literal_section || directive_state[directive_absolute_literals]) |
e0001a05 NC |
1411 | dest_seg = now_seg; |
1412 | ||
43cd72b9 BW |
1413 | /* All literals are aligned to four-byte boundaries. */ |
1414 | frag_align (2, 0, 0); | |
1415 | record_alignment (now_seg, 2); | |
e0001a05 NC |
1416 | |
1417 | c = get_symbol_end (); | |
1418 | /* Just after name is now '\0'. */ | |
1419 | p = input_line_pointer; | |
1420 | *p = c; | |
1421 | SKIP_WHITESPACE (); | |
1422 | ||
1423 | if (*input_line_pointer != ',' && *input_line_pointer != ':') | |
1424 | { | |
1425 | as_bad (_("expected comma or colon after symbol name; " | |
1426 | "rest of line ignored")); | |
1427 | ignore_rest_of_line (); | |
1428 | xtensa_restore_emit_state (&state); | |
1429 | return; | |
1430 | } | |
1431 | *p = 0; | |
1432 | ||
e0001a05 | 1433 | colon (base_name); |
e0001a05 | 1434 | |
e0001a05 | 1435 | *p = c; |
43cd72b9 | 1436 | input_line_pointer++; /* skip ',' or ':' */ |
e0001a05 | 1437 | |
43cd72b9 | 1438 | xtensa_elf_cons (4); |
e0001a05 NC |
1439 | |
1440 | xtensa_restore_emit_state (&state); | |
82e7541d BW |
1441 | |
1442 | /* Restore the list of current labels. */ | |
1443 | xtensa_clear_insn_labels (); | |
1444 | insn_labels = saved_insn_labels; | |
e0001a05 NC |
1445 | } |
1446 | ||
1447 | ||
1448 | static void | |
74869ac7 | 1449 | xtensa_literal_prefix (void) |
e0001a05 | 1450 | { |
74869ac7 BW |
1451 | char *name; |
1452 | int len; | |
1453 | ||
1454 | /* Parse the new prefix from the input_line_pointer. */ | |
1455 | SKIP_WHITESPACE (); | |
1456 | len = strspn (input_line_pointer, | |
1457 | "ABCDEFGHIJKLMNOPQRSTUVWXYZ" | |
1458 | "abcdefghijklmnopqrstuvwxyz_/0123456789.$"); | |
e0001a05 NC |
1459 | |
1460 | /* Get a null-terminated copy of the name. */ | |
1461 | name = xmalloc (len + 1); | |
1462 | assert (name); | |
74869ac7 | 1463 | strncpy (name, input_line_pointer, len); |
e0001a05 NC |
1464 | name[len] = 0; |
1465 | ||
74869ac7 BW |
1466 | /* Skip the name in the input line. */ |
1467 | input_line_pointer += len; | |
43cd72b9 | 1468 | |
74869ac7 | 1469 | default_lit_sections.lit_prefix = name; |
43cd72b9 | 1470 | |
74869ac7 | 1471 | /* Clear cached literal sections, since the prefix has changed. */ |
43cd72b9 BW |
1472 | default_lit_sections.lit_seg = NULL; |
1473 | default_lit_sections.lit4_seg = NULL; | |
43cd72b9 BW |
1474 | } |
1475 | ||
1476 | ||
1477 | /* Support ".frequency branch_target_frequency fall_through_frequency". */ | |
1478 | ||
1479 | static void | |
7fa3d080 | 1480 | xtensa_frequency_pseudo (int ignored ATTRIBUTE_UNUSED) |
43cd72b9 BW |
1481 | { |
1482 | float fall_through_f, target_f; | |
43cd72b9 BW |
1483 | |
1484 | fall_through_f = (float) strtod (input_line_pointer, &input_line_pointer); | |
1485 | if (fall_through_f < 0) | |
1486 | { | |
1487 | as_bad (_("fall through frequency must be greater than 0")); | |
1488 | ignore_rest_of_line (); | |
1489 | return; | |
1490 | } | |
1491 | ||
1492 | target_f = (float) strtod (input_line_pointer, &input_line_pointer); | |
1493 | if (target_f < 0) | |
1494 | { | |
1495 | as_bad (_("branch target frequency must be greater than 0")); | |
1496 | ignore_rest_of_line (); | |
1497 | return; | |
1498 | } | |
1499 | ||
b08b5071 | 1500 | set_subseg_freq (now_seg, now_subseg, target_f + fall_through_f, target_f); |
43cd72b9 BW |
1501 | |
1502 | demand_empty_rest_of_line (); | |
1503 | } | |
1504 | ||
1505 | ||
1506 | /* Like normal .long/.short/.word, except support @plt, etc. | |
1507 | Clobbers input_line_pointer, checks end-of-line. */ | |
1508 | ||
1509 | static void | |
7fa3d080 | 1510 | xtensa_elf_cons (int nbytes) |
43cd72b9 BW |
1511 | { |
1512 | expressionS exp; | |
1513 | bfd_reloc_code_real_type reloc; | |
1514 | ||
1515 | md_flush_pending_output (); | |
1516 | ||
1517 | if (cur_vinsn.inside_bundle) | |
1518 | as_bad (_("directives are not valid inside bundles")); | |
1519 | ||
1520 | if (is_it_end_of_statement ()) | |
1521 | { | |
1522 | demand_empty_rest_of_line (); | |
1523 | return; | |
1524 | } | |
1525 | ||
1526 | do | |
1527 | { | |
1528 | expression (&exp); | |
1529 | if (exp.X_op == O_symbol | |
1530 | && *input_line_pointer == '@' | |
1531 | && ((reloc = xtensa_elf_suffix (&input_line_pointer, &exp)) | |
1532 | != BFD_RELOC_NONE)) | |
1533 | { | |
1534 | reloc_howto_type *reloc_howto = | |
1535 | bfd_reloc_type_lookup (stdoutput, reloc); | |
1536 | ||
1537 | if (reloc == BFD_RELOC_UNUSED || !reloc_howto) | |
1538 | as_bad (_("unsupported relocation")); | |
1539 | else if ((reloc >= BFD_RELOC_XTENSA_SLOT0_OP | |
1540 | && reloc <= BFD_RELOC_XTENSA_SLOT14_OP) | |
1541 | || (reloc >= BFD_RELOC_XTENSA_SLOT0_ALT | |
1542 | && reloc <= BFD_RELOC_XTENSA_SLOT14_ALT)) | |
1543 | as_bad (_("opcode-specific %s relocation used outside " | |
1544 | "an instruction"), reloc_howto->name); | |
1545 | else if (nbytes != (int) bfd_get_reloc_size (reloc_howto)) | |
1546 | as_bad (_("%s relocations do not fit in %d bytes"), | |
1547 | reloc_howto->name, nbytes); | |
1548 | else | |
1549 | { | |
1550 | char *p = frag_more ((int) nbytes); | |
1551 | xtensa_set_frag_assembly_state (frag_now); | |
1552 | fix_new_exp (frag_now, p - frag_now->fr_literal, | |
1553 | nbytes, &exp, 0, reloc); | |
1554 | } | |
1555 | } | |
1556 | else | |
1557 | emit_expr (&exp, (unsigned int) nbytes); | |
1558 | } | |
1559 | while (*input_line_pointer++ == ','); | |
1560 | ||
1561 | input_line_pointer--; /* Put terminator back into stream. */ | |
1562 | demand_empty_rest_of_line (); | |
1563 | } | |
1564 | ||
7fa3d080 BW |
1565 | \f |
1566 | /* Parsing and Idiom Translation. */ | |
43cd72b9 BW |
1567 | |
1568 | /* Parse @plt, etc. and return the desired relocation. */ | |
1569 | static bfd_reloc_code_real_type | |
7fa3d080 | 1570 | xtensa_elf_suffix (char **str_p, expressionS *exp_p) |
43cd72b9 | 1571 | { |
43cd72b9 BW |
1572 | char ident[20]; |
1573 | char *str = *str_p; | |
1574 | char *str2; | |
1575 | int ch; | |
1576 | int len; | |
bbdd25a8 | 1577 | struct suffix_reloc_map *ptr; |
43cd72b9 BW |
1578 | |
1579 | if (*str++ != '@') | |
1580 | return BFD_RELOC_NONE; | |
1581 | ||
1582 | for (ch = *str, str2 = ident; | |
1583 | (str2 < ident + sizeof (ident) - 1 | |
1584 | && (ISALNUM (ch) || ch == '@')); | |
1585 | ch = *++str) | |
1586 | { | |
1587 | *str2++ = (ISLOWER (ch)) ? ch : TOLOWER (ch); | |
1588 | } | |
1589 | ||
1590 | *str2 = '\0'; | |
1591 | len = str2 - ident; | |
1592 | ||
1593 | ch = ident[0]; | |
bbdd25a8 BW |
1594 | for (ptr = &suffix_relocs[0]; ptr->length > 0; ptr++) |
1595 | if (ch == ptr->suffix[0] | |
43cd72b9 | 1596 | && len == ptr->length |
bbdd25a8 | 1597 | && memcmp (ident, ptr->suffix, ptr->length) == 0) |
43cd72b9 BW |
1598 | { |
1599 | /* Now check for "identifier@suffix+constant". */ | |
1600 | if (*str == '-' || *str == '+') | |
1601 | { | |
1602 | char *orig_line = input_line_pointer; | |
1603 | expressionS new_exp; | |
1604 | ||
1605 | input_line_pointer = str; | |
1606 | expression (&new_exp); | |
1607 | if (new_exp.X_op == O_constant) | |
1608 | { | |
1609 | exp_p->X_add_number += new_exp.X_add_number; | |
1610 | str = input_line_pointer; | |
1611 | } | |
1612 | ||
1613 | if (&input_line_pointer != str_p) | |
1614 | input_line_pointer = orig_line; | |
1615 | } | |
1616 | ||
1617 | *str_p = str; | |
1618 | return ptr->reloc; | |
1619 | } | |
1620 | ||
1621 | return BFD_RELOC_UNUSED; | |
e0001a05 NC |
1622 | } |
1623 | ||
e0001a05 | 1624 | |
bbdd25a8 BW |
1625 | /* Find the matching operator type. */ |
1626 | static unsigned char | |
1627 | map_suffix_reloc_to_operator (bfd_reloc_code_real_type reloc) | |
1628 | { | |
1629 | struct suffix_reloc_map *sfx; | |
1630 | unsigned char operator = (unsigned char) -1; | |
1631 | ||
1632 | for (sfx = &suffix_relocs[0]; sfx->suffix; sfx++) | |
1633 | { | |
1634 | if (sfx->reloc == reloc) | |
1635 | { | |
1636 | operator = sfx->operator; | |
1637 | break; | |
1638 | } | |
1639 | } | |
1640 | assert (operator != (unsigned char) -1); | |
1641 | return operator; | |
1642 | } | |
1643 | ||
1644 | ||
1645 | /* Find the matching reloc type. */ | |
1646 | static bfd_reloc_code_real_type | |
1647 | map_operator_to_reloc (unsigned char operator) | |
1648 | { | |
1649 | struct suffix_reloc_map *sfx; | |
1650 | bfd_reloc_code_real_type reloc = BFD_RELOC_UNUSED; | |
1651 | ||
1652 | for (sfx = &suffix_relocs[0]; sfx->suffix; sfx++) | |
1653 | { | |
1654 | if (sfx->operator == operator) | |
1655 | { | |
1656 | reloc = sfx->reloc; | |
1657 | break; | |
1658 | } | |
1659 | } | |
1660 | ||
1661 | if (reloc == BFD_RELOC_UNUSED) | |
1662 | return BFD_RELOC_32; | |
1663 | ||
1664 | return reloc; | |
1665 | } | |
1666 | ||
1667 | ||
e0001a05 | 1668 | static const char * |
7fa3d080 | 1669 | expression_end (const char *name) |
e0001a05 NC |
1670 | { |
1671 | while (1) | |
1672 | { | |
1673 | switch (*name) | |
1674 | { | |
43cd72b9 | 1675 | case '}': |
e0001a05 NC |
1676 | case ';': |
1677 | case '\0': | |
1678 | case ',': | |
43cd72b9 | 1679 | case ':': |
e0001a05 NC |
1680 | return name; |
1681 | case ' ': | |
1682 | case '\t': | |
1683 | ++name; | |
1684 | continue; | |
1685 | default: | |
1686 | return 0; | |
1687 | } | |
1688 | } | |
1689 | } | |
1690 | ||
1691 | ||
1692 | #define ERROR_REG_NUM ((unsigned) -1) | |
1693 | ||
1694 | static unsigned | |
7fa3d080 | 1695 | tc_get_register (const char *prefix) |
e0001a05 NC |
1696 | { |
1697 | unsigned reg; | |
1698 | const char *next_expr; | |
1699 | const char *old_line_pointer; | |
1700 | ||
1701 | SKIP_WHITESPACE (); | |
1702 | old_line_pointer = input_line_pointer; | |
1703 | ||
1704 | if (*input_line_pointer == '$') | |
1705 | ++input_line_pointer; | |
1706 | ||
1707 | /* Accept "sp" as a synonym for "a1". */ | |
1708 | if (input_line_pointer[0] == 's' && input_line_pointer[1] == 'p' | |
1709 | && expression_end (input_line_pointer + 2)) | |
1710 | { | |
1711 | input_line_pointer += 2; | |
1712 | return 1; /* AR[1] */ | |
1713 | } | |
1714 | ||
1715 | while (*input_line_pointer++ == *prefix++) | |
1716 | ; | |
1717 | --input_line_pointer; | |
1718 | --prefix; | |
1719 | ||
1720 | if (*prefix) | |
1721 | { | |
1722 | as_bad (_("bad register name: %s"), old_line_pointer); | |
1723 | return ERROR_REG_NUM; | |
1724 | } | |
1725 | ||
1726 | if (!ISDIGIT ((unsigned char) *input_line_pointer)) | |
1727 | { | |
1728 | as_bad (_("bad register number: %s"), input_line_pointer); | |
1729 | return ERROR_REG_NUM; | |
1730 | } | |
1731 | ||
1732 | reg = 0; | |
1733 | ||
1734 | while (ISDIGIT ((int) *input_line_pointer)) | |
1735 | reg = reg * 10 + *input_line_pointer++ - '0'; | |
1736 | ||
1737 | if (!(next_expr = expression_end (input_line_pointer))) | |
1738 | { | |
1739 | as_bad (_("bad register name: %s"), old_line_pointer); | |
1740 | return ERROR_REG_NUM; | |
1741 | } | |
1742 | ||
1743 | input_line_pointer = (char *) next_expr; | |
1744 | ||
1745 | return reg; | |
1746 | } | |
1747 | ||
1748 | ||
e0001a05 | 1749 | static void |
7fa3d080 | 1750 | expression_maybe_register (xtensa_opcode opc, int opnd, expressionS *tok) |
e0001a05 | 1751 | { |
43cd72b9 | 1752 | xtensa_isa isa = xtensa_default_isa; |
e0001a05 | 1753 | |
43cd72b9 BW |
1754 | /* Check if this is an immediate operand. */ |
1755 | if (xtensa_operand_is_register (isa, opc, opnd) == 0) | |
e0001a05 | 1756 | { |
43cd72b9 | 1757 | bfd_reloc_code_real_type reloc; |
e0001a05 | 1758 | segT t = expression (tok); |
43cd72b9 BW |
1759 | if (t == absolute_section |
1760 | && xtensa_operand_is_PCrelative (isa, opc, opnd) == 1) | |
e0001a05 NC |
1761 | { |
1762 | assert (tok->X_op == O_constant); | |
1763 | tok->X_op = O_symbol; | |
1764 | tok->X_add_symbol = &abs_symbol; | |
1765 | } | |
43cd72b9 BW |
1766 | |
1767 | if ((tok->X_op == O_constant || tok->X_op == O_symbol) | |
bbdd25a8 BW |
1768 | && ((reloc = xtensa_elf_suffix (&input_line_pointer, tok)) |
1769 | != BFD_RELOC_NONE)) | |
e0001a05 | 1770 | { |
bbdd25a8 | 1771 | if (reloc == BFD_RELOC_UNUSED) |
43cd72b9 | 1772 | { |
bbdd25a8 BW |
1773 | as_bad (_("unsupported relocation")); |
1774 | return; | |
1775 | } | |
43cd72b9 | 1776 | |
bbdd25a8 BW |
1777 | if (tok->X_op == O_constant) |
1778 | { | |
1779 | switch (reloc) | |
1780 | { | |
1781 | case BFD_RELOC_LO16: | |
43cd72b9 | 1782 | tok->X_add_number &= 0xffff; |
bbdd25a8 | 1783 | return; |
43cd72b9 | 1784 | |
bbdd25a8 | 1785 | case BFD_RELOC_HI16: |
43cd72b9 | 1786 | tok->X_add_number = ((unsigned) tok->X_add_number) >> 16; |
bbdd25a8 BW |
1787 | return; |
1788 | ||
1789 | default: | |
1790 | break; | |
1791 | } | |
43cd72b9 | 1792 | } |
bbdd25a8 | 1793 | tok->X_op = map_suffix_reloc_to_operator (reloc); |
e0001a05 | 1794 | } |
e0001a05 NC |
1795 | } |
1796 | else | |
1797 | { | |
43cd72b9 BW |
1798 | xtensa_regfile opnd_rf = xtensa_operand_regfile (isa, opc, opnd); |
1799 | unsigned reg = tc_get_register (xtensa_regfile_shortname (isa, opnd_rf)); | |
e0001a05 NC |
1800 | |
1801 | if (reg != ERROR_REG_NUM) /* Already errored */ | |
1802 | { | |
1803 | uint32 buf = reg; | |
43cd72b9 | 1804 | if (xtensa_operand_encode (isa, opc, opnd, &buf)) |
e0001a05 NC |
1805 | as_bad (_("register number out of range")); |
1806 | } | |
1807 | ||
1808 | tok->X_op = O_register; | |
1809 | tok->X_add_symbol = 0; | |
1810 | tok->X_add_number = reg; | |
1811 | } | |
1812 | } | |
1813 | ||
1814 | ||
1815 | /* Split up the arguments for an opcode or pseudo-op. */ | |
1816 | ||
1817 | static int | |
7fa3d080 | 1818 | tokenize_arguments (char **args, char *str) |
e0001a05 NC |
1819 | { |
1820 | char *old_input_line_pointer; | |
1821 | bfd_boolean saw_comma = FALSE; | |
1822 | bfd_boolean saw_arg = FALSE; | |
43cd72b9 | 1823 | bfd_boolean saw_colon = FALSE; |
e0001a05 NC |
1824 | int num_args = 0; |
1825 | char *arg_end, *arg; | |
1826 | int arg_len; | |
43cd72b9 BW |
1827 | |
1828 | /* Save and restore input_line_pointer around this function. */ | |
e0001a05 NC |
1829 | old_input_line_pointer = input_line_pointer; |
1830 | input_line_pointer = str; | |
1831 | ||
1832 | while (*input_line_pointer) | |
1833 | { | |
1834 | SKIP_WHITESPACE (); | |
1835 | switch (*input_line_pointer) | |
1836 | { | |
1837 | case '\0': | |
43cd72b9 | 1838 | case '}': |
e0001a05 NC |
1839 | goto fini; |
1840 | ||
43cd72b9 BW |
1841 | case ':': |
1842 | input_line_pointer++; | |
1843 | if (saw_comma || saw_colon || !saw_arg) | |
1844 | goto err; | |
1845 | saw_colon = TRUE; | |
1846 | break; | |
1847 | ||
e0001a05 NC |
1848 | case ',': |
1849 | input_line_pointer++; | |
43cd72b9 | 1850 | if (saw_comma || saw_colon || !saw_arg) |
e0001a05 NC |
1851 | goto err; |
1852 | saw_comma = TRUE; | |
1853 | break; | |
1854 | ||
1855 | default: | |
43cd72b9 | 1856 | if (!saw_comma && !saw_colon && saw_arg) |
e0001a05 NC |
1857 | goto err; |
1858 | ||
1859 | arg_end = input_line_pointer + 1; | |
1860 | while (!expression_end (arg_end)) | |
1861 | arg_end += 1; | |
43cd72b9 | 1862 | |
e0001a05 | 1863 | arg_len = arg_end - input_line_pointer; |
43cd72b9 | 1864 | arg = (char *) xmalloc ((saw_colon ? 1 : 0) + arg_len + 1); |
e0001a05 NC |
1865 | args[num_args] = arg; |
1866 | ||
43cd72b9 BW |
1867 | if (saw_colon) |
1868 | *arg++ = ':'; | |
e0001a05 NC |
1869 | strncpy (arg, input_line_pointer, arg_len); |
1870 | arg[arg_len] = '\0'; | |
43cd72b9 | 1871 | |
e0001a05 NC |
1872 | input_line_pointer = arg_end; |
1873 | num_args += 1; | |
c138bc38 | 1874 | saw_comma = FALSE; |
43cd72b9 | 1875 | saw_colon = FALSE; |
c138bc38 | 1876 | saw_arg = TRUE; |
e0001a05 NC |
1877 | break; |
1878 | } | |
1879 | } | |
1880 | ||
1881 | fini: | |
43cd72b9 | 1882 | if (saw_comma || saw_colon) |
e0001a05 NC |
1883 | goto err; |
1884 | input_line_pointer = old_input_line_pointer; | |
1885 | return num_args; | |
1886 | ||
1887 | err: | |
43cd72b9 BW |
1888 | if (saw_comma) |
1889 | as_bad (_("extra comma")); | |
1890 | else if (saw_colon) | |
1891 | as_bad (_("extra colon")); | |
1892 | else if (!saw_arg) | |
c138bc38 | 1893 | as_bad (_("missing argument")); |
43cd72b9 BW |
1894 | else |
1895 | as_bad (_("missing comma or colon")); | |
e0001a05 NC |
1896 | input_line_pointer = old_input_line_pointer; |
1897 | return -1; | |
1898 | } | |
1899 | ||
1900 | ||
43cd72b9 | 1901 | /* Parse the arguments to an opcode. Return TRUE on error. */ |
e0001a05 NC |
1902 | |
1903 | static bfd_boolean | |
7fa3d080 | 1904 | parse_arguments (TInsn *insn, int num_args, char **arg_strings) |
e0001a05 | 1905 | { |
43cd72b9 | 1906 | expressionS *tok, *last_tok; |
e0001a05 NC |
1907 | xtensa_opcode opcode = insn->opcode; |
1908 | bfd_boolean had_error = TRUE; | |
43cd72b9 BW |
1909 | xtensa_isa isa = xtensa_default_isa; |
1910 | int n, num_regs = 0; | |
e0001a05 | 1911 | int opcode_operand_count; |
43cd72b9 BW |
1912 | int opnd_cnt, last_opnd_cnt; |
1913 | unsigned int next_reg = 0; | |
e0001a05 NC |
1914 | char *old_input_line_pointer; |
1915 | ||
1916 | if (insn->insn_type == ITYPE_LITERAL) | |
1917 | opcode_operand_count = 1; | |
1918 | else | |
43cd72b9 | 1919 | opcode_operand_count = xtensa_opcode_num_operands (isa, opcode); |
e0001a05 | 1920 | |
43cd72b9 | 1921 | tok = insn->tok; |
e0001a05 NC |
1922 | memset (tok, 0, sizeof (*tok) * MAX_INSN_ARGS); |
1923 | ||
1924 | /* Save and restore input_line_pointer around this function. */ | |
43cd72b9 BW |
1925 | old_input_line_pointer = input_line_pointer; |
1926 | ||
1927 | last_tok = 0; | |
1928 | last_opnd_cnt = -1; | |
1929 | opnd_cnt = 0; | |
1930 | ||
1931 | /* Skip invisible operands. */ | |
1932 | while (xtensa_operand_is_visible (isa, opcode, opnd_cnt) == 0) | |
1933 | { | |
1934 | opnd_cnt += 1; | |
1935 | tok++; | |
1936 | } | |
e0001a05 NC |
1937 | |
1938 | for (n = 0; n < num_args; n++) | |
43cd72b9 | 1939 | { |
e0001a05 | 1940 | input_line_pointer = arg_strings[n]; |
43cd72b9 BW |
1941 | if (*input_line_pointer == ':') |
1942 | { | |
1943 | xtensa_regfile opnd_rf; | |
1944 | input_line_pointer++; | |
1945 | if (num_regs == 0) | |
1946 | goto err; | |
1947 | assert (opnd_cnt > 0); | |
1948 | num_regs--; | |
1949 | opnd_rf = xtensa_operand_regfile (isa, opcode, last_opnd_cnt); | |
1950 | if (next_reg | |
1951 | != tc_get_register (xtensa_regfile_shortname (isa, opnd_rf))) | |
1952 | as_warn (_("incorrect register number, ignoring")); | |
1953 | next_reg++; | |
1954 | } | |
1955 | else | |
1956 | { | |
1957 | if (opnd_cnt >= opcode_operand_count) | |
1958 | { | |
1959 | as_warn (_("too many arguments")); | |
1960 | goto err; | |
1961 | } | |
1962 | assert (opnd_cnt < MAX_INSN_ARGS); | |
1963 | ||
1964 | expression_maybe_register (opcode, opnd_cnt, tok); | |
1965 | next_reg = tok->X_add_number + 1; | |
1966 | ||
1967 | if (tok->X_op == O_illegal || tok->X_op == O_absent) | |
1968 | goto err; | |
1969 | if (xtensa_operand_is_register (isa, opcode, opnd_cnt) == 1) | |
1970 | { | |
1971 | num_regs = xtensa_operand_num_regs (isa, opcode, opnd_cnt) - 1; | |
1972 | /* minus 1 because we are seeing one right now */ | |
1973 | } | |
1974 | else | |
1975 | num_regs = 0; | |
e0001a05 | 1976 | |
43cd72b9 BW |
1977 | last_tok = tok; |
1978 | last_opnd_cnt = opnd_cnt; | |
e0001a05 | 1979 | |
43cd72b9 BW |
1980 | do |
1981 | { | |
1982 | opnd_cnt += 1; | |
1983 | tok++; | |
1984 | } | |
1985 | while (xtensa_operand_is_visible (isa, opcode, opnd_cnt) == 0); | |
1986 | } | |
1987 | } | |
e0001a05 | 1988 | |
43cd72b9 BW |
1989 | if (num_regs > 0 && ((int) next_reg != last_tok->X_add_number + 1)) |
1990 | goto err; | |
e0001a05 NC |
1991 | |
1992 | insn->ntok = tok - insn->tok; | |
c138bc38 | 1993 | had_error = FALSE; |
e0001a05 NC |
1994 | |
1995 | err: | |
43cd72b9 | 1996 | input_line_pointer = old_input_line_pointer; |
e0001a05 NC |
1997 | return had_error; |
1998 | } | |
1999 | ||
2000 | ||
43cd72b9 | 2001 | static int |
7fa3d080 | 2002 | get_invisible_operands (TInsn *insn) |
43cd72b9 BW |
2003 | { |
2004 | xtensa_isa isa = xtensa_default_isa; | |
2005 | static xtensa_insnbuf slotbuf = NULL; | |
2006 | xtensa_format fmt; | |
2007 | xtensa_opcode opc = insn->opcode; | |
2008 | int slot, opnd, fmt_found; | |
2009 | unsigned val; | |
2010 | ||
2011 | if (!slotbuf) | |
2012 | slotbuf = xtensa_insnbuf_alloc (isa); | |
2013 | ||
2014 | /* Find format/slot where this can be encoded. */ | |
2015 | fmt_found = 0; | |
2016 | slot = 0; | |
2017 | for (fmt = 0; fmt < xtensa_isa_num_formats (isa); fmt++) | |
2018 | { | |
2019 | for (slot = 0; slot < xtensa_format_num_slots (isa, fmt); slot++) | |
2020 | { | |
2021 | if (xtensa_opcode_encode (isa, fmt, slot, slotbuf, opc) == 0) | |
2022 | { | |
2023 | fmt_found = 1; | |
2024 | break; | |
2025 | } | |
2026 | } | |
2027 | if (fmt_found) break; | |
2028 | } | |
2029 | ||
2030 | if (!fmt_found) | |
2031 | { | |
2032 | as_bad (_("cannot encode opcode \"%s\""), xtensa_opcode_name (isa, opc)); | |
2033 | return -1; | |
2034 | } | |
2035 | ||
2036 | /* First encode all the visible operands | |
2037 | (to deal with shared field operands). */ | |
2038 | for (opnd = 0; opnd < insn->ntok; opnd++) | |
2039 | { | |
2040 | if (xtensa_operand_is_visible (isa, opc, opnd) == 1 | |
2041 | && (insn->tok[opnd].X_op == O_register | |
2042 | || insn->tok[opnd].X_op == O_constant)) | |
2043 | { | |
2044 | val = insn->tok[opnd].X_add_number; | |
2045 | xtensa_operand_encode (isa, opc, opnd, &val); | |
2046 | xtensa_operand_set_field (isa, opc, opnd, fmt, slot, slotbuf, val); | |
2047 | } | |
2048 | } | |
2049 | ||
2050 | /* Then pull out the values for the invisible ones. */ | |
2051 | for (opnd = 0; opnd < insn->ntok; opnd++) | |
2052 | { | |
2053 | if (xtensa_operand_is_visible (isa, opc, opnd) == 0) | |
2054 | { | |
2055 | xtensa_operand_get_field (isa, opc, opnd, fmt, slot, slotbuf, &val); | |
2056 | xtensa_operand_decode (isa, opc, opnd, &val); | |
2057 | insn->tok[opnd].X_add_number = val; | |
2058 | if (xtensa_operand_is_register (isa, opc, opnd) == 1) | |
2059 | insn->tok[opnd].X_op = O_register; | |
2060 | else | |
2061 | insn->tok[opnd].X_op = O_constant; | |
2062 | } | |
2063 | } | |
2064 | ||
2065 | return 0; | |
2066 | } | |
2067 | ||
2068 | ||
e0001a05 | 2069 | static void |
7fa3d080 | 2070 | xg_reverse_shift_count (char **cnt_argp) |
e0001a05 NC |
2071 | { |
2072 | char *cnt_arg, *new_arg; | |
2073 | cnt_arg = *cnt_argp; | |
2074 | ||
2075 | /* replace the argument with "31-(argument)" */ | |
2076 | new_arg = (char *) xmalloc (strlen (cnt_arg) + 6); | |
2077 | sprintf (new_arg, "31-(%s)", cnt_arg); | |
2078 | ||
2079 | free (cnt_arg); | |
2080 | *cnt_argp = new_arg; | |
2081 | } | |
2082 | ||
2083 | ||
2084 | /* If "arg" is a constant expression, return non-zero with the value | |
2085 | in *valp. */ | |
2086 | ||
2087 | static int | |
7fa3d080 | 2088 | xg_arg_is_constant (char *arg, offsetT *valp) |
e0001a05 NC |
2089 | { |
2090 | expressionS exp; | |
2091 | char *save_ptr = input_line_pointer; | |
2092 | ||
2093 | input_line_pointer = arg; | |
2094 | expression (&exp); | |
2095 | input_line_pointer = save_ptr; | |
2096 | ||
2097 | if (exp.X_op == O_constant) | |
2098 | { | |
2099 | *valp = exp.X_add_number; | |
2100 | return 1; | |
2101 | } | |
2102 | ||
2103 | return 0; | |
2104 | } | |
2105 | ||
2106 | ||
2107 | static void | |
7fa3d080 | 2108 | xg_replace_opname (char **popname, char *newop) |
e0001a05 NC |
2109 | { |
2110 | free (*popname); | |
2111 | *popname = (char *) xmalloc (strlen (newop) + 1); | |
2112 | strcpy (*popname, newop); | |
2113 | } | |
2114 | ||
2115 | ||
2116 | static int | |
7fa3d080 BW |
2117 | xg_check_num_args (int *pnum_args, |
2118 | int expected_num, | |
2119 | char *opname, | |
2120 | char **arg_strings) | |
e0001a05 NC |
2121 | { |
2122 | int num_args = *pnum_args; | |
2123 | ||
43cd72b9 | 2124 | if (num_args < expected_num) |
e0001a05 NC |
2125 | { |
2126 | as_bad (_("not enough operands (%d) for '%s'; expected %d"), | |
2127 | num_args, opname, expected_num); | |
2128 | return -1; | |
2129 | } | |
2130 | ||
2131 | if (num_args > expected_num) | |
2132 | { | |
2133 | as_warn (_("too many operands (%d) for '%s'; expected %d"), | |
2134 | num_args, opname, expected_num); | |
2135 | while (num_args-- > expected_num) | |
2136 | { | |
2137 | free (arg_strings[num_args]); | |
2138 | arg_strings[num_args] = 0; | |
2139 | } | |
2140 | *pnum_args = expected_num; | |
2141 | return -1; | |
2142 | } | |
2143 | ||
2144 | return 0; | |
2145 | } | |
2146 | ||
2147 | ||
43cd72b9 BW |
2148 | /* If the register is not specified as part of the opcode, |
2149 | then get it from the operand and move it to the opcode. */ | |
2150 | ||
e0001a05 | 2151 | static int |
7fa3d080 | 2152 | xg_translate_sysreg_op (char **popname, int *pnum_args, char **arg_strings) |
e0001a05 | 2153 | { |
43cd72b9 BW |
2154 | xtensa_isa isa = xtensa_default_isa; |
2155 | xtensa_sysreg sr; | |
e0001a05 | 2156 | char *opname, *new_opname; |
43cd72b9 BW |
2157 | const char *sr_name; |
2158 | int is_user, is_write; | |
e0001a05 NC |
2159 | |
2160 | opname = *popname; | |
2161 | if (*opname == '_') | |
80ca4e2c | 2162 | opname += 1; |
43cd72b9 BW |
2163 | is_user = (opname[1] == 'u'); |
2164 | is_write = (opname[0] == 'w'); | |
e0001a05 | 2165 | |
43cd72b9 | 2166 | /* Opname == [rw]ur or [rwx]sr... */ |
e0001a05 | 2167 | |
43cd72b9 BW |
2168 | if (xg_check_num_args (pnum_args, 2, opname, arg_strings)) |
2169 | return -1; | |
e0001a05 | 2170 | |
43cd72b9 BW |
2171 | /* Check if the argument is a symbolic register name. */ |
2172 | sr = xtensa_sysreg_lookup_name (isa, arg_strings[1]); | |
2173 | /* Handle WSR to "INTSET" as a special case. */ | |
2174 | if (sr == XTENSA_UNDEFINED && is_write && !is_user | |
2175 | && !strcasecmp (arg_strings[1], "intset")) | |
2176 | sr = xtensa_sysreg_lookup_name (isa, "interrupt"); | |
2177 | if (sr == XTENSA_UNDEFINED | |
2178 | || (xtensa_sysreg_is_user (isa, sr) == 1) != is_user) | |
2179 | { | |
2180 | /* Maybe it's a register number.... */ | |
2181 | offsetT val; | |
e0001a05 NC |
2182 | if (!xg_arg_is_constant (arg_strings[1], &val)) |
2183 | { | |
43cd72b9 BW |
2184 | as_bad (_("invalid register '%s' for '%s' instruction"), |
2185 | arg_strings[1], opname); | |
e0001a05 NC |
2186 | return -1; |
2187 | } | |
43cd72b9 BW |
2188 | sr = xtensa_sysreg_lookup (isa, val, is_user); |
2189 | if (sr == XTENSA_UNDEFINED) | |
e0001a05 | 2190 | { |
43cd72b9 | 2191 | as_bad (_("invalid register number (%ld) for '%s' instruction"), |
dd49a749 | 2192 | (long) val, opname); |
e0001a05 NC |
2193 | return -1; |
2194 | } | |
43cd72b9 | 2195 | } |
e0001a05 | 2196 | |
43cd72b9 BW |
2197 | /* Remove the last argument, which is now part of the opcode. */ |
2198 | free (arg_strings[1]); | |
2199 | arg_strings[1] = 0; | |
2200 | *pnum_args = 1; | |
2201 | ||
2202 | /* Translate the opcode. */ | |
2203 | sr_name = xtensa_sysreg_name (isa, sr); | |
2204 | /* Another special case for "WSR.INTSET".... */ | |
2205 | if (is_write && !is_user && !strcasecmp ("interrupt", sr_name)) | |
2206 | sr_name = "intset"; | |
2207 | new_opname = (char *) xmalloc (strlen (sr_name) + 6); | |
80ca4e2c | 2208 | sprintf (new_opname, "%s.%s", *popname, sr_name); |
43cd72b9 BW |
2209 | free (*popname); |
2210 | *popname = new_opname; | |
2211 | ||
2212 | return 0; | |
2213 | } | |
2214 | ||
2215 | ||
2216 | static int | |
7fa3d080 | 2217 | xtensa_translate_old_userreg_ops (char **popname) |
43cd72b9 BW |
2218 | { |
2219 | xtensa_isa isa = xtensa_default_isa; | |
2220 | xtensa_sysreg sr; | |
2221 | char *opname, *new_opname; | |
2222 | const char *sr_name; | |
2223 | bfd_boolean has_underbar = FALSE; | |
2224 | ||
2225 | opname = *popname; | |
2226 | if (opname[0] == '_') | |
2227 | { | |
2228 | has_underbar = TRUE; | |
2229 | opname += 1; | |
2230 | } | |
2231 | ||
2232 | sr = xtensa_sysreg_lookup_name (isa, opname + 1); | |
2233 | if (sr != XTENSA_UNDEFINED) | |
2234 | { | |
2235 | /* The new default name ("nnn") is different from the old default | |
2236 | name ("URnnn"). The old default is handled below, and we don't | |
2237 | want to recognize [RW]nnn, so do nothing if the name is the (new) | |
2238 | default. */ | |
2239 | static char namebuf[10]; | |
2240 | sprintf (namebuf, "%d", xtensa_sysreg_number (isa, sr)); | |
2241 | if (strcmp (namebuf, opname + 1) == 0) | |
2242 | return 0; | |
2243 | } | |
2244 | else | |
2245 | { | |
2246 | offsetT val; | |
2247 | char *end; | |
2248 | ||
2249 | /* Only continue if the reg name is "URnnn". */ | |
2250 | if (opname[1] != 'u' || opname[2] != 'r') | |
2251 | return 0; | |
2252 | val = strtoul (opname + 3, &end, 10); | |
2253 | if (*end != '\0') | |
2254 | return 0; | |
2255 | ||
2256 | sr = xtensa_sysreg_lookup (isa, val, 1); | |
2257 | if (sr == XTENSA_UNDEFINED) | |
2258 | { | |
2259 | as_bad (_("invalid register number (%ld) for '%s'"), | |
dd49a749 | 2260 | (long) val, opname); |
43cd72b9 BW |
2261 | return -1; |
2262 | } | |
2263 | } | |
2264 | ||
2265 | /* Translate the opcode. */ | |
2266 | sr_name = xtensa_sysreg_name (isa, sr); | |
2267 | new_opname = (char *) xmalloc (strlen (sr_name) + 6); | |
2268 | sprintf (new_opname, "%s%cur.%s", (has_underbar ? "_" : ""), | |
2269 | opname[0], sr_name); | |
2270 | free (*popname); | |
2271 | *popname = new_opname; | |
2272 | ||
2273 | return 0; | |
2274 | } | |
2275 | ||
2276 | ||
2277 | static int | |
7fa3d080 BW |
2278 | xtensa_translate_zero_immed (char *old_op, |
2279 | char *new_op, | |
2280 | char **popname, | |
2281 | int *pnum_args, | |
2282 | char **arg_strings) | |
43cd72b9 BW |
2283 | { |
2284 | char *opname; | |
2285 | offsetT val; | |
2286 | ||
2287 | opname = *popname; | |
2288 | assert (opname[0] != '_'); | |
2289 | ||
2290 | if (strcmp (opname, old_op) != 0) | |
2291 | return 0; | |
e0001a05 | 2292 | |
43cd72b9 BW |
2293 | if (xg_check_num_args (pnum_args, 3, opname, arg_strings)) |
2294 | return -1; | |
2295 | if (xg_arg_is_constant (arg_strings[1], &val) && val == 0) | |
2296 | { | |
2297 | xg_replace_opname (popname, new_op); | |
2298 | free (arg_strings[1]); | |
2299 | arg_strings[1] = arg_strings[2]; | |
2300 | arg_strings[2] = 0; | |
2301 | *pnum_args = 2; | |
e0001a05 NC |
2302 | } |
2303 | ||
2304 | return 0; | |
2305 | } | |
2306 | ||
2307 | ||
2308 | /* If the instruction is an idiom (i.e., a built-in macro), translate it. | |
2309 | Returns non-zero if an error was found. */ | |
2310 | ||
2311 | static int | |
7fa3d080 | 2312 | xg_translate_idioms (char **popname, int *pnum_args, char **arg_strings) |
e0001a05 NC |
2313 | { |
2314 | char *opname = *popname; | |
2315 | bfd_boolean has_underbar = FALSE; | |
2316 | ||
2317 | if (*opname == '_') | |
2318 | { | |
2319 | has_underbar = TRUE; | |
2320 | opname += 1; | |
2321 | } | |
2322 | ||
2323 | if (strcmp (opname, "mov") == 0) | |
2324 | { | |
43cd72b9 | 2325 | if (use_transform () && !has_underbar && density_supported) |
e0001a05 NC |
2326 | xg_replace_opname (popname, "mov.n"); |
2327 | else | |
2328 | { | |
2329 | if (xg_check_num_args (pnum_args, 2, opname, arg_strings)) | |
2330 | return -1; | |
2331 | xg_replace_opname (popname, (has_underbar ? "_or" : "or")); | |
2332 | arg_strings[2] = (char *) xmalloc (strlen (arg_strings[1]) + 1); | |
2333 | strcpy (arg_strings[2], arg_strings[1]); | |
2334 | *pnum_args = 3; | |
2335 | } | |
2336 | return 0; | |
2337 | } | |
2338 | ||
2339 | if (strcmp (opname, "bbsi.l") == 0) | |
2340 | { | |
2341 | if (xg_check_num_args (pnum_args, 3, opname, arg_strings)) | |
2342 | return -1; | |
2343 | xg_replace_opname (popname, (has_underbar ? "_bbsi" : "bbsi")); | |
2344 | if (target_big_endian) | |
2345 | xg_reverse_shift_count (&arg_strings[1]); | |
2346 | return 0; | |
2347 | } | |
2348 | ||
2349 | if (strcmp (opname, "bbci.l") == 0) | |
2350 | { | |
2351 | if (xg_check_num_args (pnum_args, 3, opname, arg_strings)) | |
2352 | return -1; | |
2353 | xg_replace_opname (popname, (has_underbar ? "_bbci" : "bbci")); | |
2354 | if (target_big_endian) | |
2355 | xg_reverse_shift_count (&arg_strings[1]); | |
2356 | return 0; | |
2357 | } | |
2358 | ||
eb6d9dce BW |
2359 | /* Don't do anything special with NOPs inside FLIX instructions. They |
2360 | are handled elsewhere. Real NOP instructions are always available | |
2361 | in configurations with FLIX, so this should never be an issue but | |
2362 | check for it anyway. */ | |
2363 | if (!cur_vinsn.inside_bundle && xtensa_nop_opcode == XTENSA_UNDEFINED | |
43cd72b9 | 2364 | && strcmp (opname, "nop") == 0) |
e0001a05 | 2365 | { |
43cd72b9 | 2366 | if (use_transform () && !has_underbar && density_supported) |
e0001a05 NC |
2367 | xg_replace_opname (popname, "nop.n"); |
2368 | else | |
2369 | { | |
2370 | if (xg_check_num_args (pnum_args, 0, opname, arg_strings)) | |
2371 | return -1; | |
2372 | xg_replace_opname (popname, (has_underbar ? "_or" : "or")); | |
2373 | arg_strings[0] = (char *) xmalloc (3); | |
2374 | arg_strings[1] = (char *) xmalloc (3); | |
2375 | arg_strings[2] = (char *) xmalloc (3); | |
2376 | strcpy (arg_strings[0], "a1"); | |
2377 | strcpy (arg_strings[1], "a1"); | |
2378 | strcpy (arg_strings[2], "a1"); | |
2379 | *pnum_args = 3; | |
2380 | } | |
2381 | return 0; | |
2382 | } | |
2383 | ||
43cd72b9 BW |
2384 | /* Recognize [RW]UR and [RWX]SR. */ |
2385 | if ((((opname[0] == 'r' || opname[0] == 'w') | |
2386 | && (opname[1] == 'u' || opname[1] == 's')) | |
2387 | || (opname[0] == 'x' && opname[1] == 's')) | |
2388 | && opname[2] == 'r' | |
2389 | && opname[3] == '\0') | |
e0001a05 NC |
2390 | return xg_translate_sysreg_op (popname, pnum_args, arg_strings); |
2391 | ||
43cd72b9 BW |
2392 | /* Backward compatibility for RUR and WUR: Recognize [RW]UR<nnn> and |
2393 | [RW]<name> if <name> is the non-default name of a user register. */ | |
2394 | if ((opname[0] == 'r' || opname[0] == 'w') | |
2395 | && xtensa_opcode_lookup (xtensa_default_isa, opname) == XTENSA_UNDEFINED) | |
2396 | return xtensa_translate_old_userreg_ops (popname); | |
e0001a05 | 2397 | |
43cd72b9 BW |
2398 | /* Relax branches that don't allow comparisons against an immediate value |
2399 | of zero to the corresponding branches with implicit zero immediates. */ | |
2400 | if (!has_underbar && use_transform ()) | |
2401 | { | |
2402 | if (xtensa_translate_zero_immed ("bnei", "bnez", popname, | |
2403 | pnum_args, arg_strings)) | |
2404 | return -1; | |
e0001a05 | 2405 | |
43cd72b9 BW |
2406 | if (xtensa_translate_zero_immed ("beqi", "beqz", popname, |
2407 | pnum_args, arg_strings)) | |
2408 | return -1; | |
e0001a05 | 2409 | |
43cd72b9 BW |
2410 | if (xtensa_translate_zero_immed ("bgei", "bgez", popname, |
2411 | pnum_args, arg_strings)) | |
2412 | return -1; | |
e0001a05 | 2413 | |
43cd72b9 BW |
2414 | if (xtensa_translate_zero_immed ("blti", "bltz", popname, |
2415 | pnum_args, arg_strings)) | |
2416 | return -1; | |
2417 | } | |
e0001a05 | 2418 | |
43cd72b9 BW |
2419 | return 0; |
2420 | } | |
e0001a05 | 2421 | |
43cd72b9 BW |
2422 | \f |
2423 | /* Functions for dealing with the Xtensa ISA. */ | |
e0001a05 | 2424 | |
43cd72b9 BW |
2425 | /* Currently the assembler only allows us to use a single target per |
2426 | fragment. Because of this, only one operand for a given | |
2427 | instruction may be symbolic. If there is a PC-relative operand, | |
2428 | the last one is chosen. Otherwise, the result is the number of the | |
2429 | last immediate operand, and if there are none of those, we fail and | |
2430 | return -1. */ | |
e0001a05 | 2431 | |
7fa3d080 BW |
2432 | static int |
2433 | get_relaxable_immed (xtensa_opcode opcode) | |
43cd72b9 BW |
2434 | { |
2435 | int last_immed = -1; | |
2436 | int noperands, opi; | |
e0001a05 | 2437 | |
43cd72b9 BW |
2438 | if (opcode == XTENSA_UNDEFINED) |
2439 | return -1; | |
e0001a05 | 2440 | |
43cd72b9 BW |
2441 | noperands = xtensa_opcode_num_operands (xtensa_default_isa, opcode); |
2442 | for (opi = noperands - 1; opi >= 0; opi--) | |
2443 | { | |
2444 | if (xtensa_operand_is_visible (xtensa_default_isa, opcode, opi) == 0) | |
2445 | continue; | |
2446 | if (xtensa_operand_is_PCrelative (xtensa_default_isa, opcode, opi) == 1) | |
2447 | return opi; | |
2448 | if (last_immed == -1 | |
2449 | && xtensa_operand_is_register (xtensa_default_isa, opcode, opi) == 0) | |
2450 | last_immed = opi; | |
e0001a05 | 2451 | } |
43cd72b9 | 2452 | return last_immed; |
e0001a05 NC |
2453 | } |
2454 | ||
e0001a05 | 2455 | |
43cd72b9 | 2456 | static xtensa_opcode |
7fa3d080 | 2457 | get_opcode_from_buf (const char *buf, int slot) |
e0001a05 | 2458 | { |
43cd72b9 BW |
2459 | static xtensa_insnbuf insnbuf = NULL; |
2460 | static xtensa_insnbuf slotbuf = NULL; | |
2461 | xtensa_isa isa = xtensa_default_isa; | |
2462 | xtensa_format fmt; | |
2463 | ||
2464 | if (!insnbuf) | |
e0001a05 | 2465 | { |
43cd72b9 BW |
2466 | insnbuf = xtensa_insnbuf_alloc (isa); |
2467 | slotbuf = xtensa_insnbuf_alloc (isa); | |
e0001a05 | 2468 | } |
e0001a05 | 2469 | |
d77b99c9 | 2470 | xtensa_insnbuf_from_chars (isa, insnbuf, (const unsigned char *) buf, 0); |
43cd72b9 BW |
2471 | fmt = xtensa_format_decode (isa, insnbuf); |
2472 | if (fmt == XTENSA_UNDEFINED) | |
2473 | return XTENSA_UNDEFINED; | |
e0001a05 | 2474 | |
43cd72b9 BW |
2475 | if (slot >= xtensa_format_num_slots (isa, fmt)) |
2476 | return XTENSA_UNDEFINED; | |
e0001a05 | 2477 | |
43cd72b9 BW |
2478 | xtensa_format_get_slot (isa, fmt, slot, insnbuf, slotbuf); |
2479 | return xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
e0001a05 NC |
2480 | } |
2481 | ||
2482 | ||
43cd72b9 | 2483 | #ifdef TENSILICA_DEBUG |
e0001a05 | 2484 | |
43cd72b9 | 2485 | /* For debugging, print out the mapping of opcode numbers to opcodes. */ |
e0001a05 | 2486 | |
7fa3d080 BW |
2487 | static void |
2488 | xtensa_print_insn_table (void) | |
43cd72b9 BW |
2489 | { |
2490 | int num_opcodes, num_operands; | |
2491 | xtensa_opcode opcode; | |
2492 | xtensa_isa isa = xtensa_default_isa; | |
e0001a05 | 2493 | |
43cd72b9 BW |
2494 | num_opcodes = xtensa_isa_num_opcodes (xtensa_default_isa); |
2495 | for (opcode = 0; opcode < num_opcodes; opcode++) | |
e0001a05 | 2496 | { |
43cd72b9 BW |
2497 | int opn; |
2498 | fprintf (stderr, "%d: %s: ", opcode, xtensa_opcode_name (isa, opcode)); | |
2499 | num_operands = xtensa_opcode_num_operands (isa, opcode); | |
2500 | for (opn = 0; opn < num_operands; opn++) | |
2501 | { | |
2502 | if (xtensa_operand_is_visible (isa, opcode, opn) == 0) | |
2503 | continue; | |
2504 | if (xtensa_operand_is_register (isa, opcode, opn) == 1) | |
2505 | { | |
2506 | xtensa_regfile opnd_rf = | |
2507 | xtensa_operand_regfile (isa, opcode, opn); | |
2508 | fprintf (stderr, "%s ", xtensa_regfile_shortname (isa, opnd_rf)); | |
2509 | } | |
2510 | else if (xtensa_operand_is_PCrelative (isa, opcode, opn) == 1) | |
2511 | fputs ("[lLr] ", stderr); | |
2512 | else | |
2513 | fputs ("i ", stderr); | |
2514 | } | |
2515 | fprintf (stderr, "\n"); | |
e0001a05 | 2516 | } |
e0001a05 NC |
2517 | } |
2518 | ||
2519 | ||
43cd72b9 | 2520 | static void |
7fa3d080 | 2521 | print_vliw_insn (xtensa_insnbuf vbuf) |
e0001a05 | 2522 | { |
e0001a05 | 2523 | xtensa_isa isa = xtensa_default_isa; |
43cd72b9 BW |
2524 | xtensa_format f = xtensa_format_decode (isa, vbuf); |
2525 | xtensa_insnbuf sbuf = xtensa_insnbuf_alloc (isa); | |
2526 | int op; | |
e0001a05 | 2527 | |
43cd72b9 | 2528 | fprintf (stderr, "format = %d\n", f); |
e0001a05 | 2529 | |
43cd72b9 BW |
2530 | for (op = 0; op < xtensa_format_num_slots (isa, f); op++) |
2531 | { | |
2532 | xtensa_opcode opcode; | |
2533 | const char *opname; | |
2534 | int operands; | |
2535 | ||
2536 | xtensa_format_get_slot (isa, f, op, vbuf, sbuf); | |
2537 | opcode = xtensa_opcode_decode (isa, f, op, sbuf); | |
2538 | opname = xtensa_opcode_name (isa, opcode); | |
2539 | ||
2540 | fprintf (stderr, "op in slot %i is %s;\n", op, opname); | |
2541 | fprintf (stderr, " operands = "); | |
2542 | for (operands = 0; | |
2543 | operands < xtensa_opcode_num_operands (isa, opcode); | |
2544 | operands++) | |
2545 | { | |
2546 | unsigned int val; | |
2547 | if (xtensa_operand_is_visible (isa, opcode, operands) == 0) | |
2548 | continue; | |
2549 | xtensa_operand_get_field (isa, opcode, operands, f, op, sbuf, &val); | |
2550 | xtensa_operand_decode (isa, opcode, operands, &val); | |
2551 | fprintf (stderr, "%d ", val); | |
2552 | } | |
2553 | fprintf (stderr, "\n"); | |
2554 | } | |
2555 | xtensa_insnbuf_free (isa, sbuf); | |
e0001a05 NC |
2556 | } |
2557 | ||
43cd72b9 BW |
2558 | #endif /* TENSILICA_DEBUG */ |
2559 | ||
e0001a05 NC |
2560 | |
2561 | static bfd_boolean | |
7fa3d080 | 2562 | is_direct_call_opcode (xtensa_opcode opcode) |
e0001a05 | 2563 | { |
43cd72b9 BW |
2564 | xtensa_isa isa = xtensa_default_isa; |
2565 | int n, num_operands; | |
e0001a05 | 2566 | |
64b607e6 | 2567 | if (xtensa_opcode_is_call (isa, opcode) != 1) |
e0001a05 NC |
2568 | return FALSE; |
2569 | ||
43cd72b9 BW |
2570 | num_operands = xtensa_opcode_num_operands (isa, opcode); |
2571 | for (n = 0; n < num_operands; n++) | |
2572 | { | |
2573 | if (xtensa_operand_is_register (isa, opcode, n) == 0 | |
2574 | && xtensa_operand_is_PCrelative (isa, opcode, n) == 1) | |
2575 | return TRUE; | |
2576 | } | |
2577 | return FALSE; | |
e0001a05 NC |
2578 | } |
2579 | ||
2580 | ||
43cd72b9 BW |
2581 | /* Convert from BFD relocation type code to slot and operand number. |
2582 | Returns non-zero on failure. */ | |
e0001a05 | 2583 | |
43cd72b9 | 2584 | static int |
7fa3d080 | 2585 | decode_reloc (bfd_reloc_code_real_type reloc, int *slot, bfd_boolean *is_alt) |
e0001a05 | 2586 | { |
43cd72b9 BW |
2587 | if (reloc >= BFD_RELOC_XTENSA_SLOT0_OP |
2588 | && reloc <= BFD_RELOC_XTENSA_SLOT14_OP) | |
e0001a05 | 2589 | { |
43cd72b9 BW |
2590 | *slot = reloc - BFD_RELOC_XTENSA_SLOT0_OP; |
2591 | *is_alt = FALSE; | |
e0001a05 | 2592 | } |
43cd72b9 BW |
2593 | else if (reloc >= BFD_RELOC_XTENSA_SLOT0_ALT |
2594 | && reloc <= BFD_RELOC_XTENSA_SLOT14_ALT) | |
e0001a05 | 2595 | { |
43cd72b9 BW |
2596 | *slot = reloc - BFD_RELOC_XTENSA_SLOT0_ALT; |
2597 | *is_alt = TRUE; | |
e0001a05 | 2598 | } |
43cd72b9 BW |
2599 | else |
2600 | return -1; | |
2601 | ||
2602 | return 0; | |
e0001a05 NC |
2603 | } |
2604 | ||
2605 | ||
43cd72b9 BW |
2606 | /* Convert from slot number to BFD relocation type code for the |
2607 | standard PC-relative relocations. Return BFD_RELOC_NONE on | |
2608 | failure. */ | |
e0001a05 | 2609 | |
43cd72b9 | 2610 | static bfd_reloc_code_real_type |
7fa3d080 | 2611 | encode_reloc (int slot) |
e0001a05 | 2612 | { |
43cd72b9 BW |
2613 | if (slot < 0 || slot > 14) |
2614 | return BFD_RELOC_NONE; | |
2615 | ||
2616 | return BFD_RELOC_XTENSA_SLOT0_OP + slot; | |
e0001a05 NC |
2617 | } |
2618 | ||
2619 | ||
43cd72b9 BW |
2620 | /* Convert from slot numbers to BFD relocation type code for the |
2621 | "alternate" relocations. Return BFD_RELOC_NONE on failure. */ | |
e0001a05 | 2622 | |
43cd72b9 | 2623 | static bfd_reloc_code_real_type |
7fa3d080 | 2624 | encode_alt_reloc (int slot) |
e0001a05 | 2625 | { |
43cd72b9 BW |
2626 | if (slot < 0 || slot > 14) |
2627 | return BFD_RELOC_NONE; | |
2628 | ||
2629 | return BFD_RELOC_XTENSA_SLOT0_ALT + slot; | |
e0001a05 NC |
2630 | } |
2631 | ||
2632 | ||
2633 | static void | |
7fa3d080 BW |
2634 | xtensa_insnbuf_set_operand (xtensa_insnbuf slotbuf, |
2635 | xtensa_format fmt, | |
2636 | int slot, | |
2637 | xtensa_opcode opcode, | |
2638 | int operand, | |
2639 | uint32 value, | |
2640 | const char *file, | |
2641 | unsigned int line) | |
e0001a05 | 2642 | { |
e0001a05 NC |
2643 | uint32 valbuf = value; |
2644 | ||
43cd72b9 | 2645 | if (xtensa_operand_encode (xtensa_default_isa, opcode, operand, &valbuf)) |
e0001a05 | 2646 | { |
43cd72b9 BW |
2647 | if (xtensa_operand_is_PCrelative (xtensa_default_isa, opcode, operand) |
2648 | == 1) | |
2649 | as_bad_where ((char *) file, line, | |
d7c531cd BW |
2650 | _("operand %d of '%s' has out of range value '%u'"), |
2651 | operand + 1, | |
2652 | xtensa_opcode_name (xtensa_default_isa, opcode), | |
2653 | value); | |
43cd72b9 BW |
2654 | else |
2655 | as_bad_where ((char *) file, line, | |
d7c531cd BW |
2656 | _("operand %d of '%s' has invalid value '%u'"), |
2657 | operand + 1, | |
2658 | xtensa_opcode_name (xtensa_default_isa, opcode), | |
2659 | value); | |
43cd72b9 | 2660 | return; |
e0001a05 NC |
2661 | } |
2662 | ||
43cd72b9 BW |
2663 | xtensa_operand_set_field (xtensa_default_isa, opcode, operand, fmt, slot, |
2664 | slotbuf, valbuf); | |
e0001a05 NC |
2665 | } |
2666 | ||
2667 | ||
2668 | static uint32 | |
7fa3d080 BW |
2669 | xtensa_insnbuf_get_operand (xtensa_insnbuf slotbuf, |
2670 | xtensa_format fmt, | |
2671 | int slot, | |
2672 | xtensa_opcode opcode, | |
2673 | int opnum) | |
e0001a05 | 2674 | { |
43cd72b9 BW |
2675 | uint32 val = 0; |
2676 | (void) xtensa_operand_get_field (xtensa_default_isa, opcode, opnum, | |
2677 | fmt, slot, slotbuf, &val); | |
2678 | (void) xtensa_operand_decode (xtensa_default_isa, opcode, opnum, &val); | |
2679 | return val; | |
e0001a05 NC |
2680 | } |
2681 | ||
e0001a05 | 2682 | \f |
7fa3d080 | 2683 | /* Checks for rules from xtensa-relax tables. */ |
e0001a05 | 2684 | |
7fa3d080 BW |
2685 | /* The routine xg_instruction_matches_option_term must return TRUE |
2686 | when a given option term is true. The meaning of all of the option | |
2687 | terms is given interpretation by this function. This is needed when | |
2688 | an option depends on the state of a directive, but there are no such | |
2689 | options in use right now. */ | |
e0001a05 | 2690 | |
7fa3d080 BW |
2691 | static bfd_boolean |
2692 | xg_instruction_matches_option_term (TInsn *insn ATTRIBUTE_UNUSED, | |
2693 | const ReqOrOption *option) | |
e0001a05 | 2694 | { |
7fa3d080 BW |
2695 | if (strcmp (option->option_name, "realnop") == 0 |
2696 | || strncmp (option->option_name, "IsaUse", 6) == 0) | |
2697 | { | |
2698 | /* These conditions were evaluated statically when building the | |
2699 | relaxation table. There's no need to reevaluate them now. */ | |
2700 | return TRUE; | |
2701 | } | |
2702 | else | |
2703 | { | |
2704 | as_fatal (_("internal error: unknown option name '%s'"), | |
2705 | option->option_name); | |
2706 | } | |
e0001a05 NC |
2707 | } |
2708 | ||
2709 | ||
7fa3d080 BW |
2710 | static bfd_boolean |
2711 | xg_instruction_matches_or_options (TInsn *insn, | |
2712 | const ReqOrOptionList *or_option) | |
e0001a05 | 2713 | { |
7fa3d080 BW |
2714 | const ReqOrOption *option; |
2715 | /* Must match each of the AND terms. */ | |
2716 | for (option = or_option; option != NULL; option = option->next) | |
e0001a05 | 2717 | { |
7fa3d080 BW |
2718 | if (xg_instruction_matches_option_term (insn, option)) |
2719 | return TRUE; | |
e0001a05 | 2720 | } |
7fa3d080 | 2721 | return FALSE; |
e0001a05 NC |
2722 | } |
2723 | ||
2724 | ||
7fa3d080 BW |
2725 | static bfd_boolean |
2726 | xg_instruction_matches_options (TInsn *insn, const ReqOptionList *options) | |
e0001a05 | 2727 | { |
7fa3d080 BW |
2728 | const ReqOption *req_options; |
2729 | /* Must match each of the AND terms. */ | |
2730 | for (req_options = options; | |
2731 | req_options != NULL; | |
2732 | req_options = req_options->next) | |
e0001a05 | 2733 | { |
7fa3d080 BW |
2734 | /* Must match one of the OR clauses. */ |
2735 | if (!xg_instruction_matches_or_options (insn, | |
2736 | req_options->or_option_terms)) | |
2737 | return FALSE; | |
e0001a05 | 2738 | } |
7fa3d080 | 2739 | return TRUE; |
e0001a05 NC |
2740 | } |
2741 | ||
2742 | ||
7fa3d080 | 2743 | /* Return the transition rule that matches or NULL if none matches. */ |
e0001a05 | 2744 | |
7fa3d080 BW |
2745 | static bfd_boolean |
2746 | xg_instruction_matches_rule (TInsn *insn, TransitionRule *rule) | |
e0001a05 | 2747 | { |
7fa3d080 | 2748 | PreconditionList *condition_l; |
e0001a05 | 2749 | |
7fa3d080 BW |
2750 | if (rule->opcode != insn->opcode) |
2751 | return FALSE; | |
e0001a05 | 2752 | |
7fa3d080 BW |
2753 | for (condition_l = rule->conditions; |
2754 | condition_l != NULL; | |
2755 | condition_l = condition_l->next) | |
e0001a05 | 2756 | { |
7fa3d080 BW |
2757 | expressionS *exp1; |
2758 | expressionS *exp2; | |
2759 | Precondition *cond = condition_l->precond; | |
e0001a05 | 2760 | |
7fa3d080 | 2761 | switch (cond->typ) |
e0001a05 | 2762 | { |
7fa3d080 BW |
2763 | case OP_CONSTANT: |
2764 | /* The expression must be the constant. */ | |
2765 | assert (cond->op_num < insn->ntok); | |
2766 | exp1 = &insn->tok[cond->op_num]; | |
2767 | if (expr_is_const (exp1)) | |
2768 | { | |
2769 | switch (cond->cmp) | |
2770 | { | |
2771 | case OP_EQUAL: | |
2772 | if (get_expr_const (exp1) != cond->op_data) | |
2773 | return FALSE; | |
2774 | break; | |
2775 | case OP_NOTEQUAL: | |
2776 | if (get_expr_const (exp1) == cond->op_data) | |
2777 | return FALSE; | |
2778 | break; | |
2779 | default: | |
2780 | return FALSE; | |
2781 | } | |
2782 | } | |
2783 | else if (expr_is_register (exp1)) | |
2784 | { | |
2785 | switch (cond->cmp) | |
2786 | { | |
2787 | case OP_EQUAL: | |
2788 | if (get_expr_register (exp1) != cond->op_data) | |
2789 | return FALSE; | |
2790 | break; | |
2791 | case OP_NOTEQUAL: | |
2792 | if (get_expr_register (exp1) == cond->op_data) | |
2793 | return FALSE; | |
2794 | break; | |
2795 | default: | |
2796 | return FALSE; | |
2797 | } | |
2798 | } | |
2799 | else | |
2800 | return FALSE; | |
2801 | break; | |
2802 | ||
2803 | case OP_OPERAND: | |
2804 | assert (cond->op_num < insn->ntok); | |
2805 | assert (cond->op_data < insn->ntok); | |
2806 | exp1 = &insn->tok[cond->op_num]; | |
2807 | exp2 = &insn->tok[cond->op_data]; | |
2808 | ||
2809 | switch (cond->cmp) | |
2810 | { | |
2811 | case OP_EQUAL: | |
2812 | if (!expr_is_equal (exp1, exp2)) | |
2813 | return FALSE; | |
2814 | break; | |
2815 | case OP_NOTEQUAL: | |
2816 | if (expr_is_equal (exp1, exp2)) | |
2817 | return FALSE; | |
2818 | break; | |
2819 | } | |
2820 | break; | |
2821 | ||
2822 | case OP_LITERAL: | |
2823 | case OP_LABEL: | |
2824 | default: | |
2825 | return FALSE; | |
2826 | } | |
2827 | } | |
2828 | if (!xg_instruction_matches_options (insn, rule->options)) | |
2829 | return FALSE; | |
2830 | ||
2831 | return TRUE; | |
2832 | } | |
2833 | ||
2834 | ||
2835 | static int | |
2836 | transition_rule_cmp (const TransitionRule *a, const TransitionRule *b) | |
2837 | { | |
2838 | bfd_boolean a_greater = FALSE; | |
2839 | bfd_boolean b_greater = FALSE; | |
2840 | ||
2841 | ReqOptionList *l_a = a->options; | |
2842 | ReqOptionList *l_b = b->options; | |
2843 | ||
2844 | /* We only care if they both are the same except for | |
2845 | a const16 vs. an l32r. */ | |
2846 | ||
2847 | while (l_a && l_b && ((l_a->next == NULL) == (l_b->next == NULL))) | |
2848 | { | |
2849 | ReqOrOptionList *l_or_a = l_a->or_option_terms; | |
2850 | ReqOrOptionList *l_or_b = l_b->or_option_terms; | |
2851 | while (l_or_a && l_or_b && ((l_a->next == NULL) == (l_b->next == NULL))) | |
2852 | { | |
2853 | if (l_or_a->is_true != l_or_b->is_true) | |
2854 | return 0; | |
2855 | if (strcmp (l_or_a->option_name, l_or_b->option_name) != 0) | |
2856 | { | |
2857 | /* This is the case we care about. */ | |
2858 | if (strcmp (l_or_a->option_name, "IsaUseConst16") == 0 | |
2859 | && strcmp (l_or_b->option_name, "IsaUseL32R") == 0) | |
2860 | { | |
2861 | if (prefer_const16) | |
2862 | a_greater = TRUE; | |
2863 | else | |
2864 | b_greater = TRUE; | |
2865 | } | |
2866 | else if (strcmp (l_or_a->option_name, "IsaUseL32R") == 0 | |
2867 | && strcmp (l_or_b->option_name, "IsaUseConst16") == 0) | |
2868 | { | |
2869 | if (prefer_const16) | |
2870 | b_greater = TRUE; | |
2871 | else | |
2872 | a_greater = TRUE; | |
2873 | } | |
2874 | else | |
2875 | return 0; | |
2876 | } | |
2877 | l_or_a = l_or_a->next; | |
2878 | l_or_b = l_or_b->next; | |
2879 | } | |
2880 | if (l_or_a || l_or_b) | |
2881 | return 0; | |
2882 | ||
2883 | l_a = l_a->next; | |
2884 | l_b = l_b->next; | |
2885 | } | |
2886 | if (l_a || l_b) | |
2887 | return 0; | |
2888 | ||
2889 | /* Incomparable if the substitution was used differently in two cases. */ | |
2890 | if (a_greater && b_greater) | |
2891 | return 0; | |
2892 | ||
2893 | if (b_greater) | |
2894 | return 1; | |
2895 | if (a_greater) | |
2896 | return -1; | |
2897 | ||
2898 | return 0; | |
2899 | } | |
2900 | ||
2901 | ||
2902 | static TransitionRule * | |
2903 | xg_instruction_match (TInsn *insn) | |
2904 | { | |
2905 | TransitionTable *table = xg_build_simplify_table (&transition_rule_cmp); | |
2906 | TransitionList *l; | |
2907 | assert (insn->opcode < table->num_opcodes); | |
2908 | ||
2909 | /* Walk through all of the possible transitions. */ | |
2910 | for (l = table->table[insn->opcode]; l != NULL; l = l->next) | |
2911 | { | |
2912 | TransitionRule *rule = l->rule; | |
2913 | if (xg_instruction_matches_rule (insn, rule)) | |
2914 | return rule; | |
2915 | } | |
2916 | return NULL; | |
2917 | } | |
2918 | ||
2919 | \f | |
2920 | /* Various Other Internal Functions. */ | |
2921 | ||
2922 | static bfd_boolean | |
2923 | is_unique_insn_expansion (TransitionRule *r) | |
2924 | { | |
2925 | if (!r->to_instr || r->to_instr->next != NULL) | |
2926 | return FALSE; | |
2927 | if (r->to_instr->typ != INSTR_INSTR) | |
2928 | return FALSE; | |
2929 | return TRUE; | |
2930 | } | |
2931 | ||
2932 | ||
84b08ed9 BW |
2933 | /* Check if there is exactly one relaxation for INSN that converts it to |
2934 | another instruction of equal or larger size. If so, and if TARG is | |
2935 | non-null, go ahead and generate the relaxed instruction into TARG. If | |
2936 | NARROW_ONLY is true, then only consider relaxations that widen a narrow | |
2937 | instruction, i.e., ignore relaxations that convert to an instruction of | |
2938 | equal size. In some contexts where this function is used, only | |
c138bc38 | 2939 | a single widening is allowed and the NARROW_ONLY argument is used to |
84b08ed9 BW |
2940 | exclude cases like ADDI being "widened" to an ADDMI, which may |
2941 | later be relaxed to an ADDMI/ADDI pair. */ | |
7fa3d080 | 2942 | |
84b08ed9 BW |
2943 | bfd_boolean |
2944 | xg_is_single_relaxable_insn (TInsn *insn, TInsn *targ, bfd_boolean narrow_only) | |
7fa3d080 BW |
2945 | { |
2946 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); | |
2947 | TransitionList *l; | |
84b08ed9 | 2948 | TransitionRule *match = 0; |
7fa3d080 | 2949 | |
7fa3d080 BW |
2950 | assert (insn->insn_type == ITYPE_INSN); |
2951 | assert (insn->opcode < table->num_opcodes); | |
2952 | ||
2953 | for (l = table->table[insn->opcode]; l != NULL; l = l->next) | |
2954 | { | |
2955 | TransitionRule *rule = l->rule; | |
2956 | ||
2957 | if (xg_instruction_matches_rule (insn, rule) | |
84b08ed9 BW |
2958 | && is_unique_insn_expansion (rule) |
2959 | && (xg_get_single_size (insn->opcode) + (narrow_only ? 1 : 0) | |
2960 | <= xg_get_single_size (rule->to_instr->opcode))) | |
7fa3d080 | 2961 | { |
84b08ed9 BW |
2962 | if (match) |
2963 | return FALSE; | |
2964 | match = rule; | |
7fa3d080 BW |
2965 | } |
2966 | } | |
84b08ed9 BW |
2967 | if (!match) |
2968 | return FALSE; | |
2969 | ||
2970 | if (targ) | |
2971 | xg_build_to_insn (targ, insn, match->to_instr); | |
2972 | return TRUE; | |
7fa3d080 BW |
2973 | } |
2974 | ||
2975 | ||
2976 | /* Return the maximum number of bytes this opcode can expand to. */ | |
2977 | ||
2978 | static int | |
2979 | xg_get_max_insn_widen_size (xtensa_opcode opcode) | |
2980 | { | |
2981 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); | |
2982 | TransitionList *l; | |
2983 | int max_size = xg_get_single_size (opcode); | |
2984 | ||
2985 | assert (opcode < table->num_opcodes); | |
2986 | ||
2987 | for (l = table->table[opcode]; l != NULL; l = l->next) | |
2988 | { | |
2989 | TransitionRule *rule = l->rule; | |
2990 | BuildInstr *build_list; | |
2991 | int this_size = 0; | |
2992 | ||
2993 | if (!rule) | |
2994 | continue; | |
2995 | build_list = rule->to_instr; | |
2996 | if (is_unique_insn_expansion (rule)) | |
2997 | { | |
2998 | assert (build_list->typ == INSTR_INSTR); | |
2999 | this_size = xg_get_max_insn_widen_size (build_list->opcode); | |
3000 | } | |
3001 | else | |
3002 | for (; build_list != NULL; build_list = build_list->next) | |
3003 | { | |
3004 | switch (build_list->typ) | |
3005 | { | |
3006 | case INSTR_INSTR: | |
3007 | this_size += xg_get_single_size (build_list->opcode); | |
3008 | break; | |
3009 | case INSTR_LITERAL_DEF: | |
3010 | case INSTR_LABEL_DEF: | |
e0001a05 NC |
3011 | default: |
3012 | break; | |
3013 | } | |
3014 | } | |
3015 | if (this_size > max_size) | |
3016 | max_size = this_size; | |
3017 | } | |
3018 | return max_size; | |
3019 | } | |
3020 | ||
3021 | ||
3022 | /* Return the maximum number of literal bytes this opcode can generate. */ | |
3023 | ||
7fa3d080 BW |
3024 | static int |
3025 | xg_get_max_insn_widen_literal_size (xtensa_opcode opcode) | |
e0001a05 | 3026 | { |
43cd72b9 | 3027 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); |
e0001a05 NC |
3028 | TransitionList *l; |
3029 | int max_size = 0; | |
3030 | ||
3031 | assert (opcode < table->num_opcodes); | |
3032 | ||
3033 | for (l = table->table[opcode]; l != NULL; l = l->next) | |
3034 | { | |
3035 | TransitionRule *rule = l->rule; | |
3036 | BuildInstr *build_list; | |
3037 | int this_size = 0; | |
3038 | ||
3039 | if (!rule) | |
3040 | continue; | |
3041 | build_list = rule->to_instr; | |
3042 | if (is_unique_insn_expansion (rule)) | |
3043 | { | |
3044 | assert (build_list->typ == INSTR_INSTR); | |
3045 | this_size = xg_get_max_insn_widen_literal_size (build_list->opcode); | |
3046 | } | |
3047 | else | |
3048 | for (; build_list != NULL; build_list = build_list->next) | |
3049 | { | |
3050 | switch (build_list->typ) | |
3051 | { | |
3052 | case INSTR_LITERAL_DEF: | |
43cd72b9 | 3053 | /* Hard-coded 4-byte literal. */ |
e0001a05 NC |
3054 | this_size += 4; |
3055 | break; | |
3056 | case INSTR_INSTR: | |
3057 | case INSTR_LABEL_DEF: | |
3058 | default: | |
3059 | break; | |
3060 | } | |
3061 | } | |
3062 | if (this_size > max_size) | |
3063 | max_size = this_size; | |
3064 | } | |
3065 | return max_size; | |
3066 | } | |
3067 | ||
3068 | ||
7fa3d080 BW |
3069 | static bfd_boolean |
3070 | xg_is_relaxable_insn (TInsn *insn, int lateral_steps) | |
3071 | { | |
3072 | int steps_taken = 0; | |
3073 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); | |
3074 | TransitionList *l; | |
3075 | ||
3076 | assert (insn->insn_type == ITYPE_INSN); | |
3077 | assert (insn->opcode < table->num_opcodes); | |
3078 | ||
3079 | for (l = table->table[insn->opcode]; l != NULL; l = l->next) | |
3080 | { | |
3081 | TransitionRule *rule = l->rule; | |
3082 | ||
3083 | if (xg_instruction_matches_rule (insn, rule)) | |
3084 | { | |
3085 | if (steps_taken == lateral_steps) | |
3086 | return TRUE; | |
3087 | steps_taken++; | |
3088 | } | |
3089 | } | |
3090 | return FALSE; | |
3091 | } | |
3092 | ||
3093 | ||
3094 | static symbolS * | |
3095 | get_special_literal_symbol (void) | |
3096 | { | |
3097 | static symbolS *sym = NULL; | |
3098 | ||
3099 | if (sym == NULL) | |
3100 | sym = symbol_find_or_make ("SPECIAL_LITERAL0\001"); | |
3101 | return sym; | |
3102 | } | |
3103 | ||
3104 | ||
3105 | static symbolS * | |
3106 | get_special_label_symbol (void) | |
3107 | { | |
3108 | static symbolS *sym = NULL; | |
3109 | ||
3110 | if (sym == NULL) | |
3111 | sym = symbol_find_or_make ("SPECIAL_LABEL0\001"); | |
3112 | return sym; | |
3113 | } | |
3114 | ||
3115 | ||
3116 | static bfd_boolean | |
3117 | xg_valid_literal_expression (const expressionS *exp) | |
3118 | { | |
3119 | switch (exp->X_op) | |
3120 | { | |
3121 | case O_constant: | |
3122 | case O_symbol: | |
3123 | case O_big: | |
3124 | case O_uminus: | |
3125 | case O_subtract: | |
3126 | case O_pltrel: | |
3127 | return TRUE; | |
3128 | default: | |
3129 | return FALSE; | |
3130 | } | |
3131 | } | |
3132 | ||
3133 | ||
3134 | /* This will check to see if the value can be converted into the | |
3135 | operand type. It will return TRUE if it does not fit. */ | |
3136 | ||
3137 | static bfd_boolean | |
3138 | xg_check_operand (int32 value, xtensa_opcode opcode, int operand) | |
3139 | { | |
3140 | uint32 valbuf = value; | |
3141 | if (xtensa_operand_encode (xtensa_default_isa, opcode, operand, &valbuf)) | |
3142 | return TRUE; | |
3143 | return FALSE; | |
3144 | } | |
3145 | ||
3146 | ||
3147 | /* Assumes: All immeds are constants. Check that all constants fit | |
3148 | into their immeds; return FALSE if not. */ | |
3149 | ||
3150 | static bfd_boolean | |
3151 | xg_immeds_fit (const TInsn *insn) | |
3152 | { | |
3153 | xtensa_isa isa = xtensa_default_isa; | |
3154 | int i; | |
3155 | ||
3156 | int n = insn->ntok; | |
3157 | assert (insn->insn_type == ITYPE_INSN); | |
3158 | for (i = 0; i < n; ++i) | |
3159 | { | |
3160 | const expressionS *expr = &insn->tok[i]; | |
3161 | if (xtensa_operand_is_register (isa, insn->opcode, i) == 1) | |
3162 | continue; | |
3163 | ||
3164 | switch (expr->X_op) | |
3165 | { | |
3166 | case O_register: | |
3167 | case O_constant: | |
3168 | if (xg_check_operand (expr->X_add_number, insn->opcode, i)) | |
3169 | return FALSE; | |
3170 | break; | |
3171 | ||
3172 | default: | |
3173 | /* The symbol should have a fixup associated with it. */ | |
3174 | assert (FALSE); | |
3175 | break; | |
3176 | } | |
3177 | } | |
3178 | return TRUE; | |
3179 | } | |
3180 | ||
3181 | ||
3182 | /* This should only be called after we have an initial | |
3183 | estimate of the addresses. */ | |
3184 | ||
3185 | static bfd_boolean | |
3186 | xg_symbolic_immeds_fit (const TInsn *insn, | |
3187 | segT pc_seg, | |
3188 | fragS *pc_frag, | |
3189 | offsetT pc_offset, | |
3190 | long stretch) | |
e0001a05 | 3191 | { |
7fa3d080 BW |
3192 | xtensa_isa isa = xtensa_default_isa; |
3193 | symbolS *symbolP; | |
3194 | fragS *sym_frag; | |
3195 | offsetT target, pc; | |
3196 | uint32 new_offset; | |
3197 | int i; | |
3198 | int n = insn->ntok; | |
e0001a05 NC |
3199 | |
3200 | assert (insn->insn_type == ITYPE_INSN); | |
e0001a05 | 3201 | |
7fa3d080 | 3202 | for (i = 0; i < n; ++i) |
e0001a05 | 3203 | { |
7fa3d080 BW |
3204 | const expressionS *expr = &insn->tok[i]; |
3205 | if (xtensa_operand_is_register (isa, insn->opcode, i) == 1) | |
3206 | continue; | |
e0001a05 | 3207 | |
7fa3d080 | 3208 | switch (expr->X_op) |
e0001a05 | 3209 | { |
7fa3d080 BW |
3210 | case O_register: |
3211 | case O_constant: | |
3212 | if (xg_check_operand (expr->X_add_number, insn->opcode, i)) | |
3213 | return FALSE; | |
3214 | break; | |
e0001a05 | 3215 | |
7fa3d080 BW |
3216 | case O_lo16: |
3217 | case O_hi16: | |
3218 | /* Check for the worst case. */ | |
3219 | if (xg_check_operand (0xffff, insn->opcode, i)) | |
3220 | return FALSE; | |
3221 | break; | |
e0001a05 | 3222 | |
7fa3d080 | 3223 | case O_symbol: |
7c834684 | 3224 | /* We only allow symbols for PC-relative references. |
7fa3d080 | 3225 | If pc_frag == 0, then we don't have frag locations yet. */ |
7c834684 BW |
3226 | if (pc_frag == 0 |
3227 | || xtensa_operand_is_PCrelative (isa, insn->opcode, i) == 0) | |
7fa3d080 | 3228 | return FALSE; |
e0001a05 | 3229 | |
7c834684 BW |
3230 | /* If it is a weak symbol, then assume it won't reach. */ |
3231 | if (S_IS_WEAK (expr->X_add_symbol)) | |
7fa3d080 | 3232 | return FALSE; |
e0001a05 | 3233 | |
7c834684 BW |
3234 | if (is_direct_call_opcode (insn->opcode) |
3235 | && ! pc_frag->tc_frag_data.use_longcalls) | |
3236 | { | |
3237 | /* If callee is undefined or in a different segment, be | |
3238 | optimistic and assume it will be in range. */ | |
3239 | if (S_GET_SEGMENT (expr->X_add_symbol) != pc_seg) | |
3240 | return TRUE; | |
3241 | } | |
3242 | ||
3243 | /* Only references within a segment can be known to fit in the | |
3244 | operands at assembly time. */ | |
3245 | if (S_GET_SEGMENT (expr->X_add_symbol) != pc_seg) | |
7fa3d080 | 3246 | return FALSE; |
e0001a05 | 3247 | |
7fa3d080 BW |
3248 | symbolP = expr->X_add_symbol; |
3249 | sym_frag = symbol_get_frag (symbolP); | |
3250 | target = S_GET_VALUE (symbolP) + expr->X_add_number; | |
3251 | pc = pc_frag->fr_address + pc_offset; | |
e0001a05 | 3252 | |
7fa3d080 BW |
3253 | /* If frag has yet to be reached on this pass, assume it |
3254 | will move by STRETCH just as we did. If this is not so, | |
3255 | it will be because some frag between grows, and that will | |
3256 | force another pass. Beware zero-length frags. There | |
3257 | should be a faster way to do this. */ | |
3258 | ||
3259 | if (stretch != 0 | |
3260 | && sym_frag->relax_marker != pc_frag->relax_marker | |
3261 | && S_GET_SEGMENT (symbolP) == pc_seg) | |
3262 | { | |
3263 | target += stretch; | |
3264 | } | |
c138bc38 | 3265 | |
7fa3d080 BW |
3266 | new_offset = target; |
3267 | xtensa_operand_do_reloc (isa, insn->opcode, i, &new_offset, pc); | |
3268 | if (xg_check_operand (new_offset, insn->opcode, i)) | |
3269 | return FALSE; | |
3270 | break; | |
3271 | ||
3272 | default: | |
3273 | /* The symbol should have a fixup associated with it. */ | |
3274 | return FALSE; | |
3275 | } | |
3276 | } | |
3277 | ||
3278 | return TRUE; | |
e0001a05 NC |
3279 | } |
3280 | ||
3281 | ||
43cd72b9 | 3282 | /* Return TRUE on success. */ |
e0001a05 | 3283 | |
7fa3d080 BW |
3284 | static bfd_boolean |
3285 | xg_build_to_insn (TInsn *targ, TInsn *insn, BuildInstr *bi) | |
e0001a05 NC |
3286 | { |
3287 | BuildOp *op; | |
3288 | symbolS *sym; | |
3289 | ||
60242db2 | 3290 | tinsn_init (targ); |
b224e962 BW |
3291 | targ->debug_line = insn->debug_line; |
3292 | targ->loc_directive_seen = insn->loc_directive_seen; | |
e0001a05 NC |
3293 | switch (bi->typ) |
3294 | { | |
3295 | case INSTR_INSTR: | |
3296 | op = bi->ops; | |
3297 | targ->opcode = bi->opcode; | |
3298 | targ->insn_type = ITYPE_INSN; | |
3299 | targ->is_specific_opcode = FALSE; | |
3300 | ||
3301 | for (; op != NULL; op = op->next) | |
3302 | { | |
3303 | int op_num = op->op_num; | |
3304 | int op_data = op->op_data; | |
3305 | ||
3306 | assert (op->op_num < MAX_INSN_ARGS); | |
3307 | ||
3308 | if (targ->ntok <= op_num) | |
3309 | targ->ntok = op_num + 1; | |
3310 | ||
3311 | switch (op->typ) | |
3312 | { | |
3313 | case OP_CONSTANT: | |
3314 | set_expr_const (&targ->tok[op_num], op_data); | |
3315 | break; | |
3316 | case OP_OPERAND: | |
3317 | assert (op_data < insn->ntok); | |
3318 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); | |
3319 | break; | |
3320 | case OP_LITERAL: | |
3321 | sym = get_special_literal_symbol (); | |
3322 | set_expr_symbol_offset (&targ->tok[op_num], sym, 0); | |
3323 | break; | |
3324 | case OP_LABEL: | |
3325 | sym = get_special_label_symbol (); | |
3326 | set_expr_symbol_offset (&targ->tok[op_num], sym, 0); | |
3327 | break; | |
43cd72b9 BW |
3328 | case OP_OPERAND_HI16U: |
3329 | case OP_OPERAND_LOW16U: | |
3330 | assert (op_data < insn->ntok); | |
3331 | if (expr_is_const (&insn->tok[op_data])) | |
3332 | { | |
3333 | long val; | |
3334 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); | |
3335 | val = xg_apply_userdef_op_fn (op->typ, | |
3336 | targ->tok[op_num]. | |
3337 | X_add_number); | |
3338 | targ->tok[op_num].X_add_number = val; | |
3339 | } | |
3340 | else | |
3341 | { | |
3342 | /* For const16 we can create relocations for these. */ | |
3343 | if (targ->opcode == XTENSA_UNDEFINED | |
3344 | || (targ->opcode != xtensa_const16_opcode)) | |
3345 | return FALSE; | |
3346 | assert (op_data < insn->ntok); | |
3347 | /* Need to build a O_lo16 or O_hi16. */ | |
3348 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); | |
3349 | if (targ->tok[op_num].X_op == O_symbol) | |
3350 | { | |
3351 | if (op->typ == OP_OPERAND_HI16U) | |
3352 | targ->tok[op_num].X_op = O_hi16; | |
3353 | else if (op->typ == OP_OPERAND_LOW16U) | |
3354 | targ->tok[op_num].X_op = O_lo16; | |
3355 | else | |
3356 | return FALSE; | |
3357 | } | |
3358 | } | |
3359 | break; | |
e0001a05 NC |
3360 | default: |
3361 | /* currently handles: | |
3362 | OP_OPERAND_LOW8 | |
3363 | OP_OPERAND_HI24S | |
3364 | OP_OPERAND_F32MINUS */ | |
3365 | if (xg_has_userdef_op_fn (op->typ)) | |
3366 | { | |
3367 | assert (op_data < insn->ntok); | |
3368 | if (expr_is_const (&insn->tok[op_data])) | |
3369 | { | |
3370 | long val; | |
3371 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); | |
3372 | val = xg_apply_userdef_op_fn (op->typ, | |
3373 | targ->tok[op_num]. | |
3374 | X_add_number); | |
3375 | targ->tok[op_num].X_add_number = val; | |
3376 | } | |
3377 | else | |
3378 | return FALSE; /* We cannot use a relocation for this. */ | |
3379 | break; | |
3380 | } | |
3381 | assert (0); | |
3382 | break; | |
3383 | } | |
3384 | } | |
3385 | break; | |
3386 | ||
3387 | case INSTR_LITERAL_DEF: | |
3388 | op = bi->ops; | |
3389 | targ->opcode = XTENSA_UNDEFINED; | |
3390 | targ->insn_type = ITYPE_LITERAL; | |
3391 | targ->is_specific_opcode = FALSE; | |
3392 | for (; op != NULL; op = op->next) | |
3393 | { | |
3394 | int op_num = op->op_num; | |
3395 | int op_data = op->op_data; | |
3396 | assert (op->op_num < MAX_INSN_ARGS); | |
3397 | ||
3398 | if (targ->ntok <= op_num) | |
3399 | targ->ntok = op_num + 1; | |
3400 | ||
3401 | switch (op->typ) | |
3402 | { | |
3403 | case OP_OPERAND: | |
3404 | assert (op_data < insn->ntok); | |
43cd72b9 BW |
3405 | /* We can only pass resolvable literals through. */ |
3406 | if (!xg_valid_literal_expression (&insn->tok[op_data])) | |
3407 | return FALSE; | |
e0001a05 NC |
3408 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); |
3409 | break; | |
3410 | case OP_LITERAL: | |
3411 | case OP_CONSTANT: | |
3412 | case OP_LABEL: | |
3413 | default: | |
3414 | assert (0); | |
3415 | break; | |
3416 | } | |
3417 | } | |
3418 | break; | |
3419 | ||
3420 | case INSTR_LABEL_DEF: | |
3421 | op = bi->ops; | |
3422 | targ->opcode = XTENSA_UNDEFINED; | |
3423 | targ->insn_type = ITYPE_LABEL; | |
3424 | targ->is_specific_opcode = FALSE; | |
43cd72b9 | 3425 | /* Literal with no ops is a label? */ |
e0001a05 NC |
3426 | assert (op == NULL); |
3427 | break; | |
3428 | ||
3429 | default: | |
3430 | assert (0); | |
3431 | } | |
3432 | ||
3433 | return TRUE; | |
3434 | } | |
3435 | ||
3436 | ||
43cd72b9 | 3437 | /* Return TRUE on success. */ |
e0001a05 | 3438 | |
7fa3d080 BW |
3439 | static bfd_boolean |
3440 | xg_build_to_stack (IStack *istack, TInsn *insn, BuildInstr *bi) | |
e0001a05 NC |
3441 | { |
3442 | for (; bi != NULL; bi = bi->next) | |
3443 | { | |
3444 | TInsn *next_insn = istack_push_space (istack); | |
3445 | ||
3446 | if (!xg_build_to_insn (next_insn, insn, bi)) | |
3447 | return FALSE; | |
3448 | } | |
3449 | return TRUE; | |
3450 | } | |
3451 | ||
3452 | ||
43cd72b9 | 3453 | /* Return TRUE on valid expansion. */ |
e0001a05 | 3454 | |
7fa3d080 BW |
3455 | static bfd_boolean |
3456 | xg_expand_to_stack (IStack *istack, TInsn *insn, int lateral_steps) | |
e0001a05 NC |
3457 | { |
3458 | int stack_size = istack->ninsn; | |
3459 | int steps_taken = 0; | |
43cd72b9 | 3460 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); |
e0001a05 NC |
3461 | TransitionList *l; |
3462 | ||
3463 | assert (insn->insn_type == ITYPE_INSN); | |
3464 | assert (insn->opcode < table->num_opcodes); | |
3465 | ||
3466 | for (l = table->table[insn->opcode]; l != NULL; l = l->next) | |
3467 | { | |
3468 | TransitionRule *rule = l->rule; | |
3469 | ||
3470 | if (xg_instruction_matches_rule (insn, rule)) | |
3471 | { | |
3472 | if (lateral_steps == steps_taken) | |
3473 | { | |
3474 | int i; | |
3475 | ||
3476 | /* This is it. Expand the rule to the stack. */ | |
3477 | if (!xg_build_to_stack (istack, insn, rule->to_instr)) | |
3478 | return FALSE; | |
3479 | ||
3480 | /* Check to see if it fits. */ | |
3481 | for (i = stack_size; i < istack->ninsn; i++) | |
3482 | { | |
3483 | TInsn *insn = &istack->insn[i]; | |
3484 | ||
3485 | if (insn->insn_type == ITYPE_INSN | |
3486 | && !tinsn_has_symbolic_operands (insn) | |
3487 | && !xg_immeds_fit (insn)) | |
3488 | { | |
3489 | istack->ninsn = stack_size; | |
3490 | return FALSE; | |
3491 | } | |
3492 | } | |
3493 | return TRUE; | |
3494 | } | |
3495 | steps_taken++; | |
3496 | } | |
3497 | } | |
3498 | return FALSE; | |
3499 | } | |
3500 | ||
43cd72b9 | 3501 | \f |
43cd72b9 | 3502 | /* Relax the assembly instruction at least "min_steps". |
b81bf389 BW |
3503 | Return the number of steps taken. |
3504 | ||
3505 | For relaxation to correctly terminate, every relaxation chain must | |
3506 | terminate in one of two ways: | |
3507 | ||
3508 | 1. If the chain from one instruction to the next consists entirely of | |
3509 | single instructions, then the chain *must* handle all possible | |
3510 | immediates without failing. It must not ever fail because an | |
3511 | immediate is out of range. The MOVI.N -> MOVI -> L32R relaxation | |
3512 | chain is one example. L32R loads 32 bits, and there cannot be an | |
3513 | immediate larger than 32 bits, so it satisfies this condition. | |
3514 | Single instruction relaxation chains are as defined by | |
3515 | xg_is_single_relaxable_instruction. | |
3516 | ||
3517 | 2. Otherwise, the chain must end in a multi-instruction expansion: e.g., | |
3518 | BNEZ.N -> BNEZ -> BNEZ.W15 -> BENZ.N/J | |
3519 | ||
3520 | Strictly speaking, in most cases you can violate condition 1 and be OK | |
3521 | -- in particular when the last two instructions have the same single | |
3522 | size. But nevertheless, you should guarantee the above two conditions. | |
3523 | ||
3524 | We could fix this so that single-instruction expansions correctly | |
3525 | terminate when they can't handle the range, but the error messages are | |
3526 | worse, and it actually turns out that in every case but one (18-bit wide | |
3527 | branches), you need a multi-instruction expansion to get the full range | |
3528 | anyway. And because 18-bit branches are handled identically to 15-bit | |
3529 | branches, there isn't any point in changing it. */ | |
e0001a05 | 3530 | |
7fa3d080 BW |
3531 | static int |
3532 | xg_assembly_relax (IStack *istack, | |
3533 | TInsn *insn, | |
3534 | segT pc_seg, | |
3535 | fragS *pc_frag, /* if pc_frag == 0, not pc-relative */ | |
3536 | offsetT pc_offset, /* offset in fragment */ | |
3537 | int min_steps, /* minimum conversion steps */ | |
3538 | long stretch) /* number of bytes stretched so far */ | |
e0001a05 NC |
3539 | { |
3540 | int steps_taken = 0; | |
3541 | ||
b81bf389 BW |
3542 | /* Some of its immeds don't fit. Try to build a relaxed version. |
3543 | This may go through a couple of stages of single instruction | |
3544 | transformations before we get there. */ | |
e0001a05 NC |
3545 | |
3546 | TInsn single_target; | |
3547 | TInsn current_insn; | |
3548 | int lateral_steps = 0; | |
3549 | int istack_size = istack->ninsn; | |
3550 | ||
3551 | if (xg_symbolic_immeds_fit (insn, pc_seg, pc_frag, pc_offset, stretch) | |
3552 | && steps_taken >= min_steps) | |
3553 | { | |
3554 | istack_push (istack, insn); | |
3555 | return steps_taken; | |
3556 | } | |
43cd72b9 | 3557 | current_insn = *insn; |
e0001a05 | 3558 | |
7c834684 | 3559 | /* Walk through all of the single instruction expansions. */ |
84b08ed9 | 3560 | while (xg_is_single_relaxable_insn (¤t_insn, &single_target, FALSE)) |
e0001a05 | 3561 | { |
21af2bbd | 3562 | steps_taken++; |
e0001a05 NC |
3563 | if (xg_symbolic_immeds_fit (&single_target, pc_seg, pc_frag, pc_offset, |
3564 | stretch)) | |
3565 | { | |
e0001a05 NC |
3566 | if (steps_taken >= min_steps) |
3567 | { | |
3568 | istack_push (istack, &single_target); | |
3569 | return steps_taken; | |
3570 | } | |
3571 | } | |
43cd72b9 | 3572 | current_insn = single_target; |
e0001a05 NC |
3573 | } |
3574 | ||
3575 | /* Now check for a multi-instruction expansion. */ | |
3576 | while (xg_is_relaxable_insn (¤t_insn, lateral_steps)) | |
3577 | { | |
3578 | if (xg_symbolic_immeds_fit (¤t_insn, pc_seg, pc_frag, pc_offset, | |
3579 | stretch)) | |
3580 | { | |
3581 | if (steps_taken >= min_steps) | |
3582 | { | |
3583 | istack_push (istack, ¤t_insn); | |
3584 | return steps_taken; | |
3585 | } | |
3586 | } | |
3587 | steps_taken++; | |
3588 | if (xg_expand_to_stack (istack, ¤t_insn, lateral_steps)) | |
3589 | { | |
3590 | if (steps_taken >= min_steps) | |
3591 | return steps_taken; | |
3592 | } | |
3593 | lateral_steps++; | |
3594 | istack->ninsn = istack_size; | |
3595 | } | |
3596 | ||
3597 | /* It's not going to work -- use the original. */ | |
3598 | istack_push (istack, insn); | |
3599 | return steps_taken; | |
3600 | } | |
3601 | ||
3602 | ||
7fa3d080 BW |
3603 | static void |
3604 | xg_finish_frag (char *last_insn, | |
3605 | enum xtensa_relax_statesE frag_state, | |
3606 | enum xtensa_relax_statesE slot0_state, | |
3607 | int max_growth, | |
3608 | bfd_boolean is_insn) | |
e0001a05 NC |
3609 | { |
3610 | /* Finish off this fragment so that it has at LEAST the desired | |
3611 | max_growth. If it doesn't fit in this fragment, close this one | |
3612 | and start a new one. In either case, return a pointer to the | |
3613 | beginning of the growth area. */ | |
3614 | ||
3615 | fragS *old_frag; | |
43cd72b9 | 3616 | |
542f8b94 | 3617 | frag_grow (max_growth); |
e0001a05 NC |
3618 | old_frag = frag_now; |
3619 | ||
3620 | frag_now->fr_opcode = last_insn; | |
3621 | if (is_insn) | |
3622 | frag_now->tc_frag_data.is_insn = TRUE; | |
3623 | ||
3624 | frag_var (rs_machine_dependent, max_growth, max_growth, | |
43cd72b9 BW |
3625 | frag_state, frag_now->fr_symbol, frag_now->fr_offset, last_insn); |
3626 | ||
3627 | old_frag->tc_frag_data.slot_subtypes[0] = slot0_state; | |
3628 | xtensa_set_frag_assembly_state (frag_now); | |
e0001a05 NC |
3629 | |
3630 | /* Just to make sure that we did not split it up. */ | |
3631 | assert (old_frag->fr_next == frag_now); | |
3632 | } | |
3633 | ||
3634 | ||
7fa3d080 BW |
3635 | /* Return TRUE if the target frag is one of the next non-empty frags. */ |
3636 | ||
3637 | static bfd_boolean | |
3638 | is_next_frag_target (const fragS *fragP, const fragS *target) | |
3639 | { | |
3640 | if (fragP == NULL) | |
3641 | return FALSE; | |
3642 | ||
3643 | for (; fragP; fragP = fragP->fr_next) | |
3644 | { | |
3645 | if (fragP == target) | |
3646 | return TRUE; | |
3647 | if (fragP->fr_fix != 0) | |
3648 | return FALSE; | |
3649 | if (fragP->fr_type == rs_fill && fragP->fr_offset != 0) | |
3650 | return FALSE; | |
3651 | if ((fragP->fr_type == rs_align || fragP->fr_type == rs_align_code) | |
3652 | && ((fragP->fr_address % (1 << fragP->fr_offset)) != 0)) | |
3653 | return FALSE; | |
3654 | if (fragP->fr_type == rs_space) | |
3655 | return FALSE; | |
3656 | } | |
3657 | return FALSE; | |
3658 | } | |
3659 | ||
3660 | ||
e0001a05 | 3661 | static bfd_boolean |
7fa3d080 | 3662 | is_branch_jmp_to_next (TInsn *insn, fragS *fragP) |
e0001a05 NC |
3663 | { |
3664 | xtensa_isa isa = xtensa_default_isa; | |
3665 | int i; | |
43cd72b9 | 3666 | int num_ops = xtensa_opcode_num_operands (isa, insn->opcode); |
e0001a05 NC |
3667 | int target_op = -1; |
3668 | symbolS *sym; | |
3669 | fragS *target_frag; | |
3670 | ||
64b607e6 BW |
3671 | if (xtensa_opcode_is_branch (isa, insn->opcode) != 1 |
3672 | && xtensa_opcode_is_jump (isa, insn->opcode) != 1) | |
e0001a05 NC |
3673 | return FALSE; |
3674 | ||
3675 | for (i = 0; i < num_ops; i++) | |
3676 | { | |
43cd72b9 | 3677 | if (xtensa_operand_is_PCrelative (isa, insn->opcode, i) == 1) |
e0001a05 NC |
3678 | { |
3679 | target_op = i; | |
3680 | break; | |
3681 | } | |
3682 | } | |
3683 | if (target_op == -1) | |
3684 | return FALSE; | |
3685 | ||
3686 | if (insn->ntok <= target_op) | |
3687 | return FALSE; | |
3688 | ||
3689 | if (insn->tok[target_op].X_op != O_symbol) | |
3690 | return FALSE; | |
3691 | ||
3692 | sym = insn->tok[target_op].X_add_symbol; | |
3693 | if (sym == NULL) | |
3694 | return FALSE; | |
3695 | ||
3696 | if (insn->tok[target_op].X_add_number != 0) | |
3697 | return FALSE; | |
3698 | ||
3699 | target_frag = symbol_get_frag (sym); | |
3700 | if (target_frag == NULL) | |
3701 | return FALSE; | |
3702 | ||
c138bc38 | 3703 | if (is_next_frag_target (fragP->fr_next, target_frag) |
e0001a05 NC |
3704 | && S_GET_VALUE (sym) == target_frag->fr_address) |
3705 | return TRUE; | |
3706 | ||
3707 | return FALSE; | |
3708 | } | |
3709 | ||
3710 | ||
3711 | static void | |
7fa3d080 | 3712 | xg_add_branch_and_loop_targets (TInsn *insn) |
e0001a05 NC |
3713 | { |
3714 | xtensa_isa isa = xtensa_default_isa; | |
7fa3d080 | 3715 | int num_ops = xtensa_opcode_num_operands (isa, insn->opcode); |
43cd72b9 | 3716 | |
7fa3d080 BW |
3717 | if (xtensa_opcode_is_loop (isa, insn->opcode) == 1) |
3718 | { | |
3719 | int i = 1; | |
3720 | if (xtensa_operand_is_PCrelative (isa, insn->opcode, i) == 1 | |
3721 | && insn->tok[i].X_op == O_symbol) | |
3722 | symbol_get_tc (insn->tok[i].X_add_symbol)->is_loop_target = TRUE; | |
3723 | return; | |
3724 | } | |
e0001a05 | 3725 | |
7fa3d080 BW |
3726 | if (xtensa_opcode_is_branch (isa, insn->opcode) == 1 |
3727 | || xtensa_opcode_is_loop (isa, insn->opcode) == 1) | |
e0001a05 | 3728 | { |
7fa3d080 BW |
3729 | int i; |
3730 | ||
3731 | for (i = 0; i < insn->ntok && i < num_ops; i++) | |
3732 | { | |
3733 | if (xtensa_operand_is_PCrelative (isa, insn->opcode, i) == 1 | |
3734 | && insn->tok[i].X_op == O_symbol) | |
3735 | { | |
3736 | symbolS *sym = insn->tok[i].X_add_symbol; | |
3737 | symbol_get_tc (sym)->is_branch_target = TRUE; | |
3738 | if (S_IS_DEFINED (sym)) | |
3739 | symbol_get_frag (sym)->tc_frag_data.is_branch_target = TRUE; | |
3740 | } | |
3741 | } | |
e0001a05 | 3742 | } |
e0001a05 NC |
3743 | } |
3744 | ||
3745 | ||
43cd72b9 | 3746 | /* Return FALSE if no error. */ |
e0001a05 | 3747 | |
7fa3d080 BW |
3748 | static bfd_boolean |
3749 | xg_build_token_insn (BuildInstr *instr_spec, TInsn *old_insn, TInsn *new_insn) | |
e0001a05 NC |
3750 | { |
3751 | int num_ops = 0; | |
3752 | BuildOp *b_op; | |
3753 | ||
3754 | switch (instr_spec->typ) | |
3755 | { | |
3756 | case INSTR_INSTR: | |
3757 | new_insn->insn_type = ITYPE_INSN; | |
3758 | new_insn->opcode = instr_spec->opcode; | |
e0001a05 NC |
3759 | break; |
3760 | case INSTR_LITERAL_DEF: | |
3761 | new_insn->insn_type = ITYPE_LITERAL; | |
3762 | new_insn->opcode = XTENSA_UNDEFINED; | |
e0001a05 NC |
3763 | break; |
3764 | case INSTR_LABEL_DEF: | |
b224e962 | 3765 | abort (); |
e0001a05 | 3766 | } |
b224e962 BW |
3767 | new_insn->is_specific_opcode = FALSE; |
3768 | new_insn->debug_line = old_insn->debug_line; | |
3769 | new_insn->loc_directive_seen = old_insn->loc_directive_seen; | |
e0001a05 NC |
3770 | |
3771 | for (b_op = instr_spec->ops; b_op != NULL; b_op = b_op->next) | |
3772 | { | |
3773 | expressionS *exp; | |
3774 | const expressionS *src_exp; | |
3775 | ||
3776 | num_ops++; | |
3777 | switch (b_op->typ) | |
3778 | { | |
3779 | case OP_CONSTANT: | |
3780 | /* The expression must be the constant. */ | |
3781 | assert (b_op->op_num < MAX_INSN_ARGS); | |
3782 | exp = &new_insn->tok[b_op->op_num]; | |
3783 | set_expr_const (exp, b_op->op_data); | |
3784 | break; | |
3785 | ||
3786 | case OP_OPERAND: | |
3787 | assert (b_op->op_num < MAX_INSN_ARGS); | |
3788 | assert (b_op->op_data < (unsigned) old_insn->ntok); | |
3789 | src_exp = &old_insn->tok[b_op->op_data]; | |
3790 | exp = &new_insn->tok[b_op->op_num]; | |
3791 | copy_expr (exp, src_exp); | |
3792 | break; | |
3793 | ||
3794 | case OP_LITERAL: | |
3795 | case OP_LABEL: | |
3796 | as_bad (_("can't handle generation of literal/labels yet")); | |
3797 | assert (0); | |
3798 | ||
3799 | default: | |
3800 | as_bad (_("can't handle undefined OP TYPE")); | |
3801 | assert (0); | |
3802 | } | |
3803 | } | |
3804 | ||
3805 | new_insn->ntok = num_ops; | |
3806 | return FALSE; | |
3807 | } | |
3808 | ||
3809 | ||
43cd72b9 | 3810 | /* Return TRUE if it was simplified. */ |
e0001a05 | 3811 | |
7fa3d080 BW |
3812 | static bfd_boolean |
3813 | xg_simplify_insn (TInsn *old_insn, TInsn *new_insn) | |
e0001a05 | 3814 | { |
43cd72b9 | 3815 | TransitionRule *rule; |
e0001a05 | 3816 | BuildInstr *insn_spec; |
43cd72b9 BW |
3817 | |
3818 | if (old_insn->is_specific_opcode || !density_supported) | |
3819 | return FALSE; | |
3820 | ||
3821 | rule = xg_instruction_match (old_insn); | |
e0001a05 NC |
3822 | if (rule == NULL) |
3823 | return FALSE; | |
3824 | ||
3825 | insn_spec = rule->to_instr; | |
3826 | /* There should only be one. */ | |
3827 | assert (insn_spec != NULL); | |
3828 | assert (insn_spec->next == NULL); | |
3829 | if (insn_spec->next != NULL) | |
3830 | return FALSE; | |
3831 | ||
3832 | xg_build_token_insn (insn_spec, old_insn, new_insn); | |
3833 | ||
3834 | return TRUE; | |
3835 | } | |
3836 | ||
3837 | ||
3838 | /* xg_expand_assembly_insn: (1) Simplify the instruction, i.e., l32i -> | |
3839 | l32i.n. (2) Check the number of operands. (3) Place the instruction | |
7c834684 BW |
3840 | tokens into the stack or relax it and place multiple |
3841 | instructions/literals onto the stack. Return FALSE if no error. */ | |
e0001a05 NC |
3842 | |
3843 | static bfd_boolean | |
7fa3d080 | 3844 | xg_expand_assembly_insn (IStack *istack, TInsn *orig_insn) |
e0001a05 NC |
3845 | { |
3846 | int noperands; | |
3847 | TInsn new_insn; | |
7c834684 BW |
3848 | bfd_boolean do_expand; |
3849 | ||
60242db2 | 3850 | tinsn_init (&new_insn); |
e0001a05 | 3851 | |
43cd72b9 BW |
3852 | /* Narrow it if we can. xg_simplify_insn now does all the |
3853 | appropriate checking (e.g., for the density option). */ | |
3854 | if (xg_simplify_insn (orig_insn, &new_insn)) | |
3855 | orig_insn = &new_insn; | |
e0001a05 | 3856 | |
43cd72b9 BW |
3857 | noperands = xtensa_opcode_num_operands (xtensa_default_isa, |
3858 | orig_insn->opcode); | |
e0001a05 NC |
3859 | if (orig_insn->ntok < noperands) |
3860 | { | |
3861 | as_bad (_("found %d operands for '%s': Expected %d"), | |
3862 | orig_insn->ntok, | |
3863 | xtensa_opcode_name (xtensa_default_isa, orig_insn->opcode), | |
3864 | noperands); | |
3865 | return TRUE; | |
3866 | } | |
3867 | if (orig_insn->ntok > noperands) | |
3868 | as_warn (_("found too many (%d) operands for '%s': Expected %d"), | |
3869 | orig_insn->ntok, | |
3870 | xtensa_opcode_name (xtensa_default_isa, orig_insn->opcode), | |
3871 | noperands); | |
3872 | ||
43cd72b9 | 3873 | /* If there are not enough operands, we will assert above. If there |
e0001a05 | 3874 | are too many, just cut out the extras here. */ |
e0001a05 NC |
3875 | orig_insn->ntok = noperands; |
3876 | ||
e0001a05 NC |
3877 | if (tinsn_has_invalid_symbolic_operands (orig_insn)) |
3878 | return TRUE; | |
3879 | ||
d12f9798 BW |
3880 | /* Special case for extui opcode which has constraints not handled |
3881 | by the ordinary operand encoding checks. The number of operands | |
3882 | and related syntax issues have already been checked. */ | |
3883 | if (orig_insn->opcode == xtensa_extui_opcode) | |
3884 | { | |
3885 | int shiftimm = orig_insn->tok[2].X_add_number; | |
3886 | int maskimm = orig_insn->tok[3].X_add_number; | |
3887 | if (shiftimm + maskimm > 32) | |
3888 | { | |
3889 | as_bad (_("immediate operands sum to greater than 32")); | |
3890 | return TRUE; | |
3891 | } | |
3892 | } | |
3893 | ||
7c834684 BW |
3894 | /* If the instruction will definitely need to be relaxed, it is better |
3895 | to expand it now for better scheduling. Decide whether to expand | |
3896 | now.... */ | |
3897 | do_expand = (!orig_insn->is_specific_opcode && use_transform ()); | |
3898 | ||
3899 | /* Calls should be expanded to longcalls only in the backend relaxation | |
3900 | so that the assembly scheduler will keep the L32R/CALLX instructions | |
3901 | adjacent. */ | |
3902 | if (is_direct_call_opcode (orig_insn->opcode)) | |
3903 | do_expand = FALSE; | |
e0001a05 NC |
3904 | |
3905 | if (tinsn_has_symbolic_operands (orig_insn)) | |
3906 | { | |
7c834684 BW |
3907 | /* The values of symbolic operands are not known yet, so only expand |
3908 | now if an operand is "complex" (e.g., difference of symbols) and | |
3909 | will have to be stored as a literal regardless of the value. */ | |
3910 | if (!tinsn_has_complex_operands (orig_insn)) | |
3911 | do_expand = FALSE; | |
e0001a05 | 3912 | } |
7c834684 BW |
3913 | else if (xg_immeds_fit (orig_insn)) |
3914 | do_expand = FALSE; | |
3915 | ||
3916 | if (do_expand) | |
3917 | xg_assembly_relax (istack, orig_insn, 0, 0, 0, 0, 0); | |
e0001a05 | 3918 | else |
7c834684 | 3919 | istack_push (istack, orig_insn); |
e0001a05 | 3920 | |
e0001a05 NC |
3921 | return FALSE; |
3922 | } | |
3923 | ||
3924 | ||
7fa3d080 | 3925 | /* Return TRUE if the section flags are marked linkonce |
74869ac7 BW |
3926 | or the name is .gnu.linkonce.*. */ |
3927 | ||
3928 | static int linkonce_len = sizeof (".gnu.linkonce.") - 1; | |
7fa3d080 BW |
3929 | |
3930 | static bfd_boolean | |
3931 | get_is_linkonce_section (bfd *abfd ATTRIBUTE_UNUSED, segT sec) | |
3932 | { | |
3933 | flagword flags, link_once_flags; | |
3934 | ||
3935 | flags = bfd_get_section_flags (abfd, sec); | |
3936 | link_once_flags = (flags & SEC_LINK_ONCE); | |
3937 | ||
3938 | /* Flags might not be set yet. */ | |
74869ac7 BW |
3939 | if (!link_once_flags |
3940 | && strncmp (segment_name (sec), ".gnu.linkonce.", linkonce_len) == 0) | |
3941 | link_once_flags = SEC_LINK_ONCE; | |
7fa3d080 | 3942 | |
7fa3d080 BW |
3943 | return (link_once_flags != 0); |
3944 | } | |
3945 | ||
3946 | ||
3947 | static void | |
3948 | xtensa_add_literal_sym (symbolS *sym) | |
3949 | { | |
3950 | sym_list *l; | |
3951 | ||
3952 | l = (sym_list *) xmalloc (sizeof (sym_list)); | |
3953 | l->sym = sym; | |
3954 | l->next = literal_syms; | |
3955 | literal_syms = l; | |
3956 | } | |
3957 | ||
3958 | ||
3959 | static symbolS * | |
3960 | xtensa_create_literal_symbol (segT sec, fragS *frag) | |
3961 | { | |
3962 | static int lit_num = 0; | |
3963 | static char name[256]; | |
3964 | symbolS *symbolP; | |
3965 | ||
3966 | sprintf (name, ".L_lit_sym%d", lit_num); | |
3967 | ||
3968 | /* Create a local symbol. If it is in a linkonce section, we have to | |
3969 | be careful to make sure that if it is used in a relocation that the | |
3970 | symbol will be in the output file. */ | |
3971 | if (get_is_linkonce_section (stdoutput, sec)) | |
3972 | { | |
3973 | symbolP = symbol_new (name, sec, 0, frag); | |
3974 | S_CLEAR_EXTERNAL (symbolP); | |
3975 | /* symbolP->local = 1; */ | |
3976 | } | |
3977 | else | |
3978 | symbolP = symbol_new (name, sec, 0, frag); | |
3979 | ||
3980 | xtensa_add_literal_sym (symbolP); | |
3981 | ||
7fa3d080 BW |
3982 | lit_num++; |
3983 | return symbolP; | |
3984 | } | |
3985 | ||
3986 | ||
e0001a05 NC |
3987 | /* Currently all literals that are generated here are 32-bit L32R targets. */ |
3988 | ||
7fa3d080 BW |
3989 | static symbolS * |
3990 | xg_assemble_literal (/* const */ TInsn *insn) | |
e0001a05 NC |
3991 | { |
3992 | emit_state state; | |
3993 | symbolS *lit_sym = NULL; | |
bbdd25a8 BW |
3994 | bfd_reloc_code_real_type reloc; |
3995 | char *p; | |
e0001a05 NC |
3996 | |
3997 | /* size = 4 for L32R. It could easily be larger when we move to | |
3998 | larger constants. Add a parameter later. */ | |
3999 | offsetT litsize = 4; | |
4000 | offsetT litalign = 2; /* 2^2 = 4 */ | |
4001 | expressionS saved_loc; | |
43cd72b9 BW |
4002 | expressionS * emit_val; |
4003 | ||
e0001a05 NC |
4004 | set_expr_symbol_offset (&saved_loc, frag_now->fr_symbol, frag_now_fix ()); |
4005 | ||
4006 | assert (insn->insn_type == ITYPE_LITERAL); | |
77cd6497 | 4007 | assert (insn->ntok == 1); /* must be only one token here */ |
e0001a05 NC |
4008 | |
4009 | xtensa_switch_to_literal_fragment (&state); | |
4010 | ||
43cd72b9 BW |
4011 | emit_val = &insn->tok[0]; |
4012 | if (emit_val->X_op == O_big) | |
4013 | { | |
4014 | int size = emit_val->X_add_number * CHARS_PER_LITTLENUM; | |
4015 | if (size > litsize) | |
4016 | { | |
4017 | /* This happens when someone writes a "movi a2, big_number". */ | |
c138bc38 | 4018 | as_bad_where (frag_now->fr_file, frag_now->fr_line, |
43cd72b9 BW |
4019 | _("invalid immediate")); |
4020 | xtensa_restore_emit_state (&state); | |
4021 | return NULL; | |
4022 | } | |
4023 | } | |
4024 | ||
e0001a05 NC |
4025 | /* Force a 4-byte align here. Note that this opens a new frag, so all |
4026 | literals done with this function have a frag to themselves. That's | |
4027 | important for the way text section literals work. */ | |
4028 | frag_align (litalign, 0, 0); | |
43cd72b9 | 4029 | record_alignment (now_seg, litalign); |
e0001a05 | 4030 | |
bbdd25a8 | 4031 | switch (emit_val->X_op) |
43cd72b9 | 4032 | { |
bbdd25a8 BW |
4033 | case O_pltrel: |
4034 | p = frag_more (litsize); | |
43cd72b9 | 4035 | xtensa_set_frag_assembly_state (frag_now); |
bbdd25a8 | 4036 | reloc = map_operator_to_reloc (emit_val->X_op); |
43cd72b9 BW |
4037 | if (emit_val->X_add_symbol) |
4038 | emit_val->X_op = O_symbol; | |
4039 | else | |
4040 | emit_val->X_op = O_constant; | |
4041 | fix_new_exp (frag_now, p - frag_now->fr_literal, | |
bbdd25a8 BW |
4042 | litsize, emit_val, 0, reloc); |
4043 | break; | |
4044 | ||
4045 | default: | |
4046 | emit_expr (emit_val, litsize); | |
4047 | break; | |
43cd72b9 | 4048 | } |
e0001a05 NC |
4049 | |
4050 | assert (frag_now->tc_frag_data.literal_frag == NULL); | |
4051 | frag_now->tc_frag_data.literal_frag = get_literal_pool_location (now_seg); | |
4052 | frag_now->fr_symbol = xtensa_create_literal_symbol (now_seg, frag_now); | |
4053 | lit_sym = frag_now->fr_symbol; | |
e0001a05 NC |
4054 | |
4055 | /* Go back. */ | |
4056 | xtensa_restore_emit_state (&state); | |
4057 | return lit_sym; | |
4058 | } | |
4059 | ||
4060 | ||
4061 | static void | |
7fa3d080 | 4062 | xg_assemble_literal_space (/* const */ int size, int slot) |
e0001a05 NC |
4063 | { |
4064 | emit_state state; | |
43cd72b9 | 4065 | /* We might have to do something about this alignment. It only |
e0001a05 NC |
4066 | takes effect if something is placed here. */ |
4067 | offsetT litalign = 2; /* 2^2 = 4 */ | |
4068 | fragS *lit_saved_frag; | |
4069 | ||
e0001a05 | 4070 | assert (size % 4 == 0); |
e0001a05 NC |
4071 | |
4072 | xtensa_switch_to_literal_fragment (&state); | |
4073 | ||
4074 | /* Force a 4-byte align here. */ | |
4075 | frag_align (litalign, 0, 0); | |
43cd72b9 | 4076 | record_alignment (now_seg, litalign); |
e0001a05 | 4077 | |
542f8b94 | 4078 | frag_grow (size); |
e0001a05 NC |
4079 | |
4080 | lit_saved_frag = frag_now; | |
4081 | frag_now->tc_frag_data.literal_frag = get_literal_pool_location (now_seg); | |
e0001a05 | 4082 | frag_now->fr_symbol = xtensa_create_literal_symbol (now_seg, frag_now); |
43cd72b9 | 4083 | xg_finish_frag (0, RELAX_LITERAL, 0, size, FALSE); |
e0001a05 NC |
4084 | |
4085 | /* Go back. */ | |
4086 | xtensa_restore_emit_state (&state); | |
43cd72b9 | 4087 | frag_now->tc_frag_data.literal_frags[slot] = lit_saved_frag; |
e0001a05 NC |
4088 | } |
4089 | ||
4090 | ||
e0001a05 | 4091 | /* Put in a fixup record based on the opcode. |
43cd72b9 | 4092 | Return TRUE on success. */ |
e0001a05 | 4093 | |
7fa3d080 BW |
4094 | static bfd_boolean |
4095 | xg_add_opcode_fix (TInsn *tinsn, | |
4096 | int opnum, | |
4097 | xtensa_format fmt, | |
4098 | int slot, | |
4099 | expressionS *expr, | |
4100 | fragS *fragP, | |
4101 | offsetT offset) | |
43cd72b9 BW |
4102 | { |
4103 | xtensa_opcode opcode = tinsn->opcode; | |
4104 | bfd_reloc_code_real_type reloc; | |
4105 | reloc_howto_type *howto; | |
4106 | int fmt_length; | |
e0001a05 NC |
4107 | fixS *the_fix; |
4108 | ||
43cd72b9 BW |
4109 | reloc = BFD_RELOC_NONE; |
4110 | ||
4111 | /* First try the special cases for "alternate" relocs. */ | |
4112 | if (opcode == xtensa_l32r_opcode) | |
4113 | { | |
4114 | if (fragP->tc_frag_data.use_absolute_literals) | |
4115 | reloc = encode_alt_reloc (slot); | |
4116 | } | |
4117 | else if (opcode == xtensa_const16_opcode) | |
4118 | { | |
4119 | if (expr->X_op == O_lo16) | |
4120 | { | |
4121 | reloc = encode_reloc (slot); | |
4122 | expr->X_op = O_symbol; | |
4123 | } | |
4124 | else if (expr->X_op == O_hi16) | |
4125 | { | |
4126 | reloc = encode_alt_reloc (slot); | |
4127 | expr->X_op = O_symbol; | |
4128 | } | |
4129 | } | |
4130 | ||
4131 | if (opnum != get_relaxable_immed (opcode)) | |
e0001a05 | 4132 | { |
43cd72b9 | 4133 | as_bad (_("invalid relocation for operand %i of '%s'"), |
431ad2d0 | 4134 | opnum + 1, xtensa_opcode_name (xtensa_default_isa, opcode)); |
e0001a05 NC |
4135 | return FALSE; |
4136 | } | |
4137 | ||
43cd72b9 BW |
4138 | /* Handle erroneous "@h" and "@l" expressions here before they propagate |
4139 | into the symbol table where the generic portions of the assembler | |
4140 | won't know what to do with them. */ | |
4141 | if (expr->X_op == O_lo16 || expr->X_op == O_hi16) | |
4142 | { | |
4143 | as_bad (_("invalid expression for operand %i of '%s'"), | |
431ad2d0 | 4144 | opnum + 1, xtensa_opcode_name (xtensa_default_isa, opcode)); |
43cd72b9 BW |
4145 | return FALSE; |
4146 | } | |
4147 | ||
4148 | /* Next try the generic relocs. */ | |
4149 | if (reloc == BFD_RELOC_NONE) | |
4150 | reloc = encode_reloc (slot); | |
4151 | if (reloc == BFD_RELOC_NONE) | |
4152 | { | |
4153 | as_bad (_("invalid relocation in instruction slot %i"), slot); | |
4154 | return FALSE; | |
4155 | } | |
e0001a05 | 4156 | |
43cd72b9 | 4157 | howto = bfd_reloc_type_lookup (stdoutput, reloc); |
e0001a05 NC |
4158 | if (!howto) |
4159 | { | |
43cd72b9 | 4160 | as_bad (_("undefined symbol for opcode \"%s\""), |
e0001a05 NC |
4161 | xtensa_opcode_name (xtensa_default_isa, opcode)); |
4162 | return FALSE; | |
4163 | } | |
4164 | ||
43cd72b9 BW |
4165 | fmt_length = xtensa_format_length (xtensa_default_isa, fmt); |
4166 | the_fix = fix_new_exp (fragP, offset, fmt_length, expr, | |
e0001a05 | 4167 | howto->pc_relative, reloc); |
d9740523 | 4168 | the_fix->fx_no_overflow = 1; |
7fa3d080 BW |
4169 | the_fix->tc_fix_data.X_add_symbol = expr->X_add_symbol; |
4170 | the_fix->tc_fix_data.X_add_number = expr->X_add_number; | |
4171 | the_fix->tc_fix_data.slot = slot; | |
c138bc38 | 4172 | |
7fa3d080 BW |
4173 | return TRUE; |
4174 | } | |
4175 | ||
4176 | ||
4177 | static bfd_boolean | |
4178 | xg_emit_insn_to_buf (TInsn *tinsn, | |
7fa3d080 BW |
4179 | char *buf, |
4180 | fragS *fragP, | |
4181 | offsetT offset, | |
4182 | bfd_boolean build_fix) | |
4183 | { | |
4184 | static xtensa_insnbuf insnbuf = NULL; | |
4185 | bfd_boolean has_symbolic_immed = FALSE; | |
4186 | bfd_boolean ok = TRUE; | |
b2d179be | 4187 | |
7fa3d080 BW |
4188 | if (!insnbuf) |
4189 | insnbuf = xtensa_insnbuf_alloc (xtensa_default_isa); | |
4190 | ||
4191 | has_symbolic_immed = tinsn_to_insnbuf (tinsn, insnbuf); | |
4192 | if (has_symbolic_immed && build_fix) | |
4193 | { | |
4194 | /* Add a fixup. */ | |
b2d179be BW |
4195 | xtensa_format fmt = xg_get_single_format (tinsn->opcode); |
4196 | int slot = xg_get_single_slot (tinsn->opcode); | |
7fa3d080 BW |
4197 | int opnum = get_relaxable_immed (tinsn->opcode); |
4198 | expressionS *exp = &tinsn->tok[opnum]; | |
43cd72b9 | 4199 | |
b2d179be | 4200 | if (!xg_add_opcode_fix (tinsn, opnum, fmt, slot, exp, fragP, offset)) |
7fa3d080 BW |
4201 | ok = FALSE; |
4202 | } | |
4203 | fragP->tc_frag_data.is_insn = TRUE; | |
d77b99c9 BW |
4204 | xtensa_insnbuf_to_chars (xtensa_default_isa, insnbuf, |
4205 | (unsigned char *) buf, 0); | |
7fa3d080 | 4206 | return ok; |
e0001a05 NC |
4207 | } |
4208 | ||
4209 | ||
7fa3d080 BW |
4210 | static void |
4211 | xg_resolve_literals (TInsn *insn, symbolS *lit_sym) | |
e0001a05 NC |
4212 | { |
4213 | symbolS *sym = get_special_literal_symbol (); | |
4214 | int i; | |
4215 | if (lit_sym == 0) | |
4216 | return; | |
4217 | assert (insn->insn_type == ITYPE_INSN); | |
4218 | for (i = 0; i < insn->ntok; i++) | |
4219 | if (insn->tok[i].X_add_symbol == sym) | |
4220 | insn->tok[i].X_add_symbol = lit_sym; | |
4221 | ||
4222 | } | |
4223 | ||
4224 | ||
7fa3d080 BW |
4225 | static void |
4226 | xg_resolve_labels (TInsn *insn, symbolS *label_sym) | |
e0001a05 NC |
4227 | { |
4228 | symbolS *sym = get_special_label_symbol (); | |
4229 | int i; | |
e0001a05 NC |
4230 | for (i = 0; i < insn->ntok; i++) |
4231 | if (insn->tok[i].X_add_symbol == sym) | |
4232 | insn->tok[i].X_add_symbol = label_sym; | |
4233 | ||
4234 | } | |
4235 | ||
4236 | ||
43cd72b9 | 4237 | /* Return TRUE if the instruction can write to the specified |
e0001a05 NC |
4238 | integer register. */ |
4239 | ||
4240 | static bfd_boolean | |
7fa3d080 | 4241 | is_register_writer (const TInsn *insn, const char *regset, int regnum) |
e0001a05 NC |
4242 | { |
4243 | int i; | |
4244 | int num_ops; | |
4245 | xtensa_isa isa = xtensa_default_isa; | |
4246 | ||
43cd72b9 | 4247 | num_ops = xtensa_opcode_num_operands (isa, insn->opcode); |
e0001a05 NC |
4248 | |
4249 | for (i = 0; i < num_ops; i++) | |
4250 | { | |
43cd72b9 BW |
4251 | char inout; |
4252 | inout = xtensa_operand_inout (isa, insn->opcode, i); | |
4253 | if ((inout == 'o' || inout == 'm') | |
4254 | && xtensa_operand_is_register (isa, insn->opcode, i) == 1) | |
e0001a05 | 4255 | { |
43cd72b9 BW |
4256 | xtensa_regfile opnd_rf = |
4257 | xtensa_operand_regfile (isa, insn->opcode, i); | |
4258 | if (!strcmp (xtensa_regfile_shortname (isa, opnd_rf), regset)) | |
e0001a05 NC |
4259 | { |
4260 | if ((insn->tok[i].X_op == O_register) | |
4261 | && (insn->tok[i].X_add_number == regnum)) | |
4262 | return TRUE; | |
4263 | } | |
4264 | } | |
4265 | } | |
4266 | return FALSE; | |
4267 | } | |
4268 | ||
4269 | ||
4270 | static bfd_boolean | |
7fa3d080 | 4271 | is_bad_loopend_opcode (const TInsn *tinsn) |
e0001a05 NC |
4272 | { |
4273 | xtensa_opcode opcode = tinsn->opcode; | |
4274 | ||
4275 | if (opcode == XTENSA_UNDEFINED) | |
4276 | return FALSE; | |
4277 | ||
4278 | if (opcode == xtensa_call0_opcode | |
4279 | || opcode == xtensa_callx0_opcode | |
4280 | || opcode == xtensa_call4_opcode | |
4281 | || opcode == xtensa_callx4_opcode | |
4282 | || opcode == xtensa_call8_opcode | |
4283 | || opcode == xtensa_callx8_opcode | |
4284 | || opcode == xtensa_call12_opcode | |
4285 | || opcode == xtensa_callx12_opcode | |
4286 | || opcode == xtensa_isync_opcode | |
4287 | || opcode == xtensa_ret_opcode | |
4288 | || opcode == xtensa_ret_n_opcode | |
4289 | || opcode == xtensa_retw_opcode | |
4290 | || opcode == xtensa_retw_n_opcode | |
43cd72b9 BW |
4291 | || opcode == xtensa_waiti_opcode |
4292 | || opcode == xtensa_rsr_lcount_opcode) | |
e0001a05 | 4293 | return TRUE; |
c138bc38 | 4294 | |
e0001a05 NC |
4295 | return FALSE; |
4296 | } | |
4297 | ||
4298 | ||
4299 | /* Labels that begin with ".Ln" or ".LM" are unaligned. | |
4300 | This allows the debugger to add unaligned labels. | |
4301 | Also, the assembler generates stabs labels that need | |
4302 | not be aligned: FAKE_LABEL_NAME . {"F", "L", "endfunc"}. */ | |
4303 | ||
7fa3d080 BW |
4304 | static bfd_boolean |
4305 | is_unaligned_label (symbolS *sym) | |
e0001a05 NC |
4306 | { |
4307 | const char *name = S_GET_NAME (sym); | |
4308 | static size_t fake_size = 0; | |
4309 | ||
4310 | if (name | |
4311 | && name[0] == '.' | |
4312 | && name[1] == 'L' && (name[2] == 'n' || name[2] == 'M')) | |
4313 | return TRUE; | |
4314 | ||
4315 | /* FAKE_LABEL_NAME followed by "F", "L" or "endfunc" */ | |
4316 | if (fake_size == 0) | |
4317 | fake_size = strlen (FAKE_LABEL_NAME); | |
4318 | ||
43cd72b9 | 4319 | if (name |
e0001a05 NC |
4320 | && strncmp (FAKE_LABEL_NAME, name, fake_size) == 0 |
4321 | && (name[fake_size] == 'F' | |
4322 | || name[fake_size] == 'L' | |
4323 | || (name[fake_size] == 'e' | |
4324 | && strncmp ("endfunc", name+fake_size, 7) == 0))) | |
4325 | return TRUE; | |
4326 | ||
4327 | return FALSE; | |
4328 | } | |
4329 | ||
4330 | ||
7fa3d080 BW |
4331 | static fragS * |
4332 | next_non_empty_frag (const fragS *fragP) | |
e0001a05 NC |
4333 | { |
4334 | fragS *next_fragP = fragP->fr_next; | |
4335 | ||
c138bc38 | 4336 | /* Sometimes an empty will end up here due storage allocation issues. |
e0001a05 NC |
4337 | So we have to skip until we find something legit. */ |
4338 | while (next_fragP && next_fragP->fr_fix == 0) | |
4339 | next_fragP = next_fragP->fr_next; | |
4340 | ||
4341 | if (next_fragP == NULL || next_fragP->fr_fix == 0) | |
4342 | return NULL; | |
4343 | ||
4344 | return next_fragP; | |
4345 | } | |
4346 | ||
4347 | ||
43cd72b9 | 4348 | static bfd_boolean |
7fa3d080 | 4349 | next_frag_opcode_is_loop (const fragS *fragP, xtensa_opcode *opcode) |
43cd72b9 BW |
4350 | { |
4351 | xtensa_opcode out_opcode; | |
4352 | const fragS *next_fragP = next_non_empty_frag (fragP); | |
4353 | ||
4354 | if (next_fragP == NULL) | |
4355 | return FALSE; | |
4356 | ||
4357 | out_opcode = get_opcode_from_buf (next_fragP->fr_literal, 0); | |
4358 | if (xtensa_opcode_is_loop (xtensa_default_isa, out_opcode) == 1) | |
4359 | { | |
4360 | *opcode = out_opcode; | |
4361 | return TRUE; | |
4362 | } | |
4363 | return FALSE; | |
4364 | } | |
4365 | ||
4366 | ||
4367 | static int | |
7fa3d080 | 4368 | frag_format_size (const fragS *fragP) |
43cd72b9 | 4369 | { |
e0001a05 NC |
4370 | static xtensa_insnbuf insnbuf = NULL; |
4371 | xtensa_isa isa = xtensa_default_isa; | |
43cd72b9 | 4372 | xtensa_format fmt; |
c138bc38 | 4373 | int fmt_size; |
e0001a05 NC |
4374 | |
4375 | if (!insnbuf) | |
4376 | insnbuf = xtensa_insnbuf_alloc (isa); | |
4377 | ||
43cd72b9 BW |
4378 | if (fragP == NULL) |
4379 | return XTENSA_UNDEFINED; | |
4380 | ||
d77b99c9 BW |
4381 | xtensa_insnbuf_from_chars (isa, insnbuf, |
4382 | (unsigned char *) fragP->fr_literal, 0); | |
43cd72b9 BW |
4383 | |
4384 | fmt = xtensa_format_decode (isa, insnbuf); | |
4385 | if (fmt == XTENSA_UNDEFINED) | |
e0001a05 | 4386 | return XTENSA_UNDEFINED; |
43cd72b9 BW |
4387 | fmt_size = xtensa_format_length (isa, fmt); |
4388 | ||
4389 | /* If the next format won't be changing due to relaxation, just | |
4390 | return the length of the first format. */ | |
4391 | if (fragP->fr_opcode != fragP->fr_literal) | |
4392 | return fmt_size; | |
4393 | ||
c138bc38 | 4394 | /* If during relaxation we have to pull an instruction out of a |
43cd72b9 BW |
4395 | multi-slot instruction, we will return the more conservative |
4396 | number. This works because alignment on bigger instructions | |
4397 | is more restrictive than alignment on smaller instructions. | |
4398 | This is more conservative than we would like, but it happens | |
4399 | infrequently. */ | |
4400 | ||
4401 | if (xtensa_format_num_slots (xtensa_default_isa, fmt) > 1) | |
4402 | return fmt_size; | |
4403 | ||
4404 | /* If we aren't doing one of our own relaxations or it isn't | |
4405 | slot-based, then the insn size won't change. */ | |
4406 | if (fragP->fr_type != rs_machine_dependent) | |
4407 | return fmt_size; | |
4408 | if (fragP->fr_subtype != RELAX_SLOTS) | |
4409 | return fmt_size; | |
4410 | ||
4411 | /* If an instruction is about to grow, return the longer size. */ | |
4412 | if (fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED_STEP1 | |
b81bf389 BW |
4413 | || fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED_STEP2 |
4414 | || fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED_STEP3) | |
43cd72b9 | 4415 | return 3; |
c138bc38 | 4416 | |
43cd72b9 BW |
4417 | if (fragP->tc_frag_data.slot_subtypes[0] == RELAX_NARROW) |
4418 | return 2 + fragP->tc_frag_data.text_expansion[0]; | |
e0001a05 | 4419 | |
43cd72b9 | 4420 | return fmt_size; |
e0001a05 NC |
4421 | } |
4422 | ||
4423 | ||
7fa3d080 BW |
4424 | static int |
4425 | next_frag_format_size (const fragS *fragP) | |
e0001a05 | 4426 | { |
7fa3d080 BW |
4427 | const fragS *next_fragP = next_non_empty_frag (fragP); |
4428 | return frag_format_size (next_fragP); | |
e0001a05 NC |
4429 | } |
4430 | ||
4431 | ||
03aaa593 BW |
4432 | /* In early Xtensa Processors, for reasons that are unclear, the ISA |
4433 | required two-byte instructions to be treated as three-byte instructions | |
4434 | for loop instruction alignment. This restriction was removed beginning | |
4435 | with Xtensa LX. Now the only requirement on loop instruction alignment | |
4436 | is that the first instruction of the loop must appear at an address that | |
4437 | does not cross a fetch boundary. */ | |
4438 | ||
4439 | static int | |
4440 | get_loop_align_size (int insn_size) | |
4441 | { | |
4442 | if (insn_size == XTENSA_UNDEFINED) | |
4443 | return xtensa_fetch_width; | |
4444 | ||
4445 | if (enforce_three_byte_loop_align && insn_size == 2) | |
4446 | return 3; | |
4447 | ||
4448 | return insn_size; | |
4449 | } | |
4450 | ||
4451 | ||
e0001a05 NC |
4452 | /* If the next legit fragment is an end-of-loop marker, |
4453 | switch its state so it will instantiate a NOP. */ | |
4454 | ||
4455 | static void | |
1d19a770 | 4456 | update_next_frag_state (fragS *fragP) |
e0001a05 NC |
4457 | { |
4458 | fragS *next_fragP = fragP->fr_next; | |
43cd72b9 | 4459 | fragS *new_target = NULL; |
e0001a05 | 4460 | |
7b1cc377 | 4461 | if (align_targets) |
43cd72b9 BW |
4462 | { |
4463 | /* We are guaranteed there will be one of these... */ | |
4464 | while (!(next_fragP->fr_type == rs_machine_dependent | |
4465 | && (next_fragP->fr_subtype == RELAX_MAYBE_UNREACHABLE | |
4466 | || next_fragP->fr_subtype == RELAX_UNREACHABLE))) | |
4467 | next_fragP = next_fragP->fr_next; | |
4468 | ||
4469 | assert (next_fragP->fr_type == rs_machine_dependent | |
4470 | && (next_fragP->fr_subtype == RELAX_MAYBE_UNREACHABLE | |
4471 | || next_fragP->fr_subtype == RELAX_UNREACHABLE)); | |
4472 | ||
4473 | /* ...and one of these. */ | |
4474 | new_target = next_fragP->fr_next; | |
4475 | while (!(new_target->fr_type == rs_machine_dependent | |
4476 | && (new_target->fr_subtype == RELAX_MAYBE_DESIRE_ALIGN | |
4477 | || new_target->fr_subtype == RELAX_DESIRE_ALIGN))) | |
4478 | new_target = new_target->fr_next; | |
4479 | ||
4480 | assert (new_target->fr_type == rs_machine_dependent | |
4481 | && (new_target->fr_subtype == RELAX_MAYBE_DESIRE_ALIGN | |
4482 | || new_target->fr_subtype == RELAX_DESIRE_ALIGN)); | |
4483 | } | |
43cd72b9 | 4484 | |
1d19a770 | 4485 | while (next_fragP && next_fragP->fr_fix == 0) |
43cd72b9 | 4486 | { |
1d19a770 BW |
4487 | if (next_fragP->fr_type == rs_machine_dependent |
4488 | && next_fragP->fr_subtype == RELAX_LOOP_END) | |
43cd72b9 | 4489 | { |
1d19a770 BW |
4490 | next_fragP->fr_subtype = RELAX_LOOP_END_ADD_NOP; |
4491 | return; | |
e0001a05 | 4492 | } |
1d19a770 BW |
4493 | |
4494 | next_fragP = next_fragP->fr_next; | |
e0001a05 NC |
4495 | } |
4496 | } | |
4497 | ||
4498 | ||
4499 | static bfd_boolean | |
7fa3d080 | 4500 | next_frag_is_branch_target (const fragS *fragP) |
e0001a05 | 4501 | { |
43cd72b9 | 4502 | /* Sometimes an empty will end up here due to storage allocation issues, |
e0001a05 NC |
4503 | so we have to skip until we find something legit. */ |
4504 | for (fragP = fragP->fr_next; fragP; fragP = fragP->fr_next) | |
4505 | { | |
4506 | if (fragP->tc_frag_data.is_branch_target) | |
4507 | return TRUE; | |
4508 | if (fragP->fr_fix != 0) | |
4509 | break; | |
4510 | } | |
4511 | return FALSE; | |
4512 | } | |
4513 | ||
4514 | ||
4515 | static bfd_boolean | |
7fa3d080 | 4516 | next_frag_is_loop_target (const fragS *fragP) |
e0001a05 | 4517 | { |
c138bc38 | 4518 | /* Sometimes an empty will end up here due storage allocation issues. |
e0001a05 NC |
4519 | So we have to skip until we find something legit. */ |
4520 | for (fragP = fragP->fr_next; fragP; fragP = fragP->fr_next) | |
4521 | { | |
4522 | if (fragP->tc_frag_data.is_loop_target) | |
4523 | return TRUE; | |
4524 | if (fragP->fr_fix != 0) | |
4525 | break; | |
4526 | } | |
4527 | return FALSE; | |
4528 | } | |
4529 | ||
4530 | ||
4531 | static addressT | |
7fa3d080 | 4532 | next_frag_pre_opcode_bytes (const fragS *fragp) |
e0001a05 NC |
4533 | { |
4534 | const fragS *next_fragp = fragp->fr_next; | |
43cd72b9 | 4535 | xtensa_opcode next_opcode; |
e0001a05 | 4536 | |
43cd72b9 | 4537 | if (!next_frag_opcode_is_loop (fragp, &next_opcode)) |
e0001a05 NC |
4538 | return 0; |
4539 | ||
43cd72b9 BW |
4540 | /* Sometimes an empty will end up here due to storage allocation issues, |
4541 | so we have to skip until we find something legit. */ | |
e0001a05 NC |
4542 | while (next_fragp->fr_fix == 0) |
4543 | next_fragp = next_fragp->fr_next; | |
4544 | ||
4545 | if (next_fragp->fr_type != rs_machine_dependent) | |
4546 | return 0; | |
4547 | ||
4548 | /* There is some implicit knowledge encoded in here. | |
4549 | The LOOP instructions that are NOT RELAX_IMMED have | |
43cd72b9 BW |
4550 | been relaxed. Note that we can assume that the LOOP |
4551 | instruction is in slot 0 because loops aren't bundleable. */ | |
4552 | if (next_fragp->tc_frag_data.slot_subtypes[0] > RELAX_IMMED) | |
e0001a05 NC |
4553 | return get_expanded_loop_offset (next_opcode); |
4554 | ||
4555 | return 0; | |
4556 | } | |
4557 | ||
4558 | ||
4559 | /* Mark a location where we can later insert literal frags. Update | |
4560 | the section's literal_pool_loc, so subsequent literals can be | |
4561 | placed nearest to their use. */ | |
4562 | ||
4563 | static void | |
7fa3d080 | 4564 | xtensa_mark_literal_pool_location (void) |
e0001a05 NC |
4565 | { |
4566 | /* Any labels pointing to the current location need | |
4567 | to be adjusted to after the literal pool. */ | |
4568 | emit_state s; | |
e0001a05 | 4569 | fragS *pool_location; |
e0001a05 | 4570 | |
1f2a7e38 | 4571 | if (use_literal_section) |
43cd72b9 BW |
4572 | return; |
4573 | ||
dd49a749 BW |
4574 | /* We stash info in these frags so we can later move the literal's |
4575 | fixes into this frchain's fix list. */ | |
e0001a05 | 4576 | pool_location = frag_now; |
dd49a749 | 4577 | frag_now->tc_frag_data.lit_frchain = frchain_now; |
c48aaca0 | 4578 | frag_now->tc_frag_data.literal_frag = frag_now; |
dd49a749 | 4579 | frag_variant (rs_machine_dependent, 0, 0, |
e0001a05 | 4580 | RELAX_LITERAL_POOL_BEGIN, NULL, 0, NULL); |
43cd72b9 | 4581 | xtensa_set_frag_assembly_state (frag_now); |
dd49a749 BW |
4582 | frag_now->tc_frag_data.lit_seg = now_seg; |
4583 | frag_variant (rs_machine_dependent, 0, 0, | |
e0001a05 | 4584 | RELAX_LITERAL_POOL_END, NULL, 0, NULL); |
43cd72b9 | 4585 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
4586 | |
4587 | /* Now put a frag into the literal pool that points to this location. */ | |
4588 | set_literal_pool_location (now_seg, pool_location); | |
43cd72b9 BW |
4589 | xtensa_switch_to_non_abs_literal_fragment (&s); |
4590 | frag_align (2, 0, 0); | |
4591 | record_alignment (now_seg, 2); | |
e0001a05 NC |
4592 | |
4593 | /* Close whatever frag is there. */ | |
4594 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 4595 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
4596 | frag_now->tc_frag_data.literal_frag = pool_location; |
4597 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
4598 | xtensa_restore_emit_state (&s); | |
43cd72b9 | 4599 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
4600 | } |
4601 | ||
4602 | ||
43cd72b9 BW |
4603 | /* Build a nop of the correct size into tinsn. */ |
4604 | ||
4605 | static void | |
7fa3d080 | 4606 | build_nop (TInsn *tinsn, int size) |
43cd72b9 BW |
4607 | { |
4608 | tinsn_init (tinsn); | |
4609 | switch (size) | |
4610 | { | |
4611 | case 2: | |
4612 | tinsn->opcode = xtensa_nop_n_opcode; | |
4613 | tinsn->ntok = 0; | |
4614 | if (tinsn->opcode == XTENSA_UNDEFINED) | |
4615 | as_fatal (_("opcode 'NOP.N' unavailable in this configuration")); | |
4616 | break; | |
4617 | ||
4618 | case 3: | |
4619 | if (xtensa_nop_opcode == XTENSA_UNDEFINED) | |
4620 | { | |
4621 | tinsn->opcode = xtensa_or_opcode; | |
4622 | set_expr_const (&tinsn->tok[0], 1); | |
4623 | set_expr_const (&tinsn->tok[1], 1); | |
4624 | set_expr_const (&tinsn->tok[2], 1); | |
4625 | tinsn->ntok = 3; | |
4626 | } | |
4627 | else | |
4628 | tinsn->opcode = xtensa_nop_opcode; | |
4629 | ||
4630 | assert (tinsn->opcode != XTENSA_UNDEFINED); | |
4631 | } | |
4632 | } | |
4633 | ||
4634 | ||
e0001a05 NC |
4635 | /* Assemble a NOP of the requested size in the buffer. User must have |
4636 | allocated "buf" with at least "size" bytes. */ | |
4637 | ||
7fa3d080 | 4638 | static void |
d77b99c9 | 4639 | assemble_nop (int size, char *buf) |
e0001a05 NC |
4640 | { |
4641 | static xtensa_insnbuf insnbuf = NULL; | |
43cd72b9 | 4642 | TInsn tinsn; |
e0001a05 | 4643 | |
43cd72b9 | 4644 | build_nop (&tinsn, size); |
e0001a05 | 4645 | |
43cd72b9 BW |
4646 | if (!insnbuf) |
4647 | insnbuf = xtensa_insnbuf_alloc (xtensa_default_isa); | |
e0001a05 | 4648 | |
43cd72b9 | 4649 | tinsn_to_insnbuf (&tinsn, insnbuf); |
d77b99c9 BW |
4650 | xtensa_insnbuf_to_chars (xtensa_default_isa, insnbuf, |
4651 | (unsigned char *) buf, 0); | |
e0001a05 NC |
4652 | } |
4653 | ||
4654 | ||
4655 | /* Return the number of bytes for the offset of the expanded loop | |
4656 | instruction. This should be incorporated into the relaxation | |
4657 | specification but is hard-coded here. This is used to auto-align | |
4658 | the loop instruction. It is invalid to call this function if the | |
4659 | configuration does not have loops or if the opcode is not a loop | |
4660 | opcode. */ | |
4661 | ||
4662 | static addressT | |
7fa3d080 | 4663 | get_expanded_loop_offset (xtensa_opcode opcode) |
e0001a05 NC |
4664 | { |
4665 | /* This is the OFFSET of the loop instruction in the expanded loop. | |
4666 | This MUST correspond directly to the specification of the loop | |
4667 | expansion. It will be validated on fragment conversion. */ | |
43cd72b9 | 4668 | assert (opcode != XTENSA_UNDEFINED); |
e0001a05 NC |
4669 | if (opcode == xtensa_loop_opcode) |
4670 | return 0; | |
4671 | if (opcode == xtensa_loopnez_opcode) | |
4672 | return 3; | |
4673 | if (opcode == xtensa_loopgtz_opcode) | |
4674 | return 6; | |
4675 | as_fatal (_("get_expanded_loop_offset: invalid opcode")); | |
4676 | return 0; | |
4677 | } | |
4678 | ||
4679 | ||
7fa3d080 BW |
4680 | static fragS * |
4681 | get_literal_pool_location (segT seg) | |
e0001a05 NC |
4682 | { |
4683 | return seg_info (seg)->tc_segment_info_data.literal_pool_loc; | |
4684 | } | |
4685 | ||
4686 | ||
4687 | static void | |
7fa3d080 | 4688 | set_literal_pool_location (segT seg, fragS *literal_pool_loc) |
e0001a05 NC |
4689 | { |
4690 | seg_info (seg)->tc_segment_info_data.literal_pool_loc = literal_pool_loc; | |
4691 | } | |
4692 | ||
43cd72b9 BW |
4693 | |
4694 | /* Set frag assembly state should be called when a new frag is | |
4695 | opened and after a frag has been closed. */ | |
4696 | ||
7fa3d080 BW |
4697 | static void |
4698 | xtensa_set_frag_assembly_state (fragS *fragP) | |
43cd72b9 BW |
4699 | { |
4700 | if (!density_supported) | |
4701 | fragP->tc_frag_data.is_no_density = TRUE; | |
4702 | ||
4703 | /* This function is called from subsegs_finish, which is called | |
c138bc38 | 4704 | after xtensa_end, so we can't use "use_transform" or |
43cd72b9 BW |
4705 | "use_schedule" here. */ |
4706 | if (!directive_state[directive_transform]) | |
4707 | fragP->tc_frag_data.is_no_transform = TRUE; | |
7c834684 BW |
4708 | if (directive_state[directive_longcalls]) |
4709 | fragP->tc_frag_data.use_longcalls = TRUE; | |
43cd72b9 BW |
4710 | fragP->tc_frag_data.use_absolute_literals = |
4711 | directive_state[directive_absolute_literals]; | |
4712 | fragP->tc_frag_data.is_assembly_state_set = TRUE; | |
4713 | } | |
4714 | ||
4715 | ||
7fa3d080 BW |
4716 | static bfd_boolean |
4717 | relaxable_section (asection *sec) | |
43cd72b9 | 4718 | { |
11ac2671 BW |
4719 | return ((sec->flags & SEC_DEBUGGING) == 0 |
4720 | && strcmp (sec->name, ".eh_frame") != 0); | |
43cd72b9 BW |
4721 | } |
4722 | ||
4723 | ||
99ded152 BW |
4724 | static void |
4725 | xtensa_mark_frags_for_org (void) | |
4726 | { | |
4727 | segT *seclist; | |
4728 | ||
4729 | /* Walk over each fragment of all of the current segments. If we find | |
4730 | a .org frag in any of the segments, mark all frags prior to it as | |
4731 | "no transform", which will prevent linker optimizations from messing | |
4732 | up the .org distance. This should be done after | |
4733 | xtensa_find_unmarked_state_frags, because we don't want to worry here | |
4734 | about that function trashing the data we save here. */ | |
4735 | ||
4736 | for (seclist = &stdoutput->sections; | |
4737 | seclist && *seclist; | |
4738 | seclist = &(*seclist)->next) | |
4739 | { | |
4740 | segT sec = *seclist; | |
4741 | segment_info_type *seginfo; | |
4742 | fragS *fragP; | |
4743 | flagword flags; | |
4744 | flags = bfd_get_section_flags (stdoutput, sec); | |
4745 | if (flags & SEC_DEBUGGING) | |
4746 | continue; | |
4747 | if (!(flags & SEC_ALLOC)) | |
4748 | continue; | |
4749 | ||
4750 | seginfo = seg_info (sec); | |
4751 | if (seginfo && seginfo->frchainP) | |
4752 | { | |
4753 | fragS *last_fragP = seginfo->frchainP->frch_root; | |
4754 | for (fragP = seginfo->frchainP->frch_root; fragP; | |
4755 | fragP = fragP->fr_next) | |
4756 | { | |
4757 | /* cvt_frag_to_fill has changed the fr_type of org frags to | |
4758 | rs_fill, so use the value as cached in rs_subtype here. */ | |
4759 | if (fragP->fr_subtype == RELAX_ORG) | |
4760 | { | |
4761 | while (last_fragP != fragP->fr_next) | |
4762 | { | |
4763 | last_fragP->tc_frag_data.is_no_transform = TRUE; | |
4764 | last_fragP = last_fragP->fr_next; | |
4765 | } | |
4766 | } | |
4767 | } | |
4768 | } | |
4769 | } | |
4770 | } | |
4771 | ||
4772 | ||
43cd72b9 | 4773 | static void |
7fa3d080 | 4774 | xtensa_find_unmarked_state_frags (void) |
43cd72b9 BW |
4775 | { |
4776 | segT *seclist; | |
4777 | ||
4778 | /* Walk over each fragment of all of the current segments. For each | |
4779 | unmarked fragment, mark it with the same info as the previous | |
4780 | fragment. */ | |
4781 | for (seclist = &stdoutput->sections; | |
4782 | seclist && *seclist; | |
4783 | seclist = &(*seclist)->next) | |
4784 | { | |
4785 | segT sec = *seclist; | |
4786 | segment_info_type *seginfo; | |
4787 | fragS *fragP; | |
4788 | flagword flags; | |
4789 | flags = bfd_get_section_flags (stdoutput, sec); | |
4790 | if (flags & SEC_DEBUGGING) | |
4791 | continue; | |
4792 | if (!(flags & SEC_ALLOC)) | |
4793 | continue; | |
4794 | ||
4795 | seginfo = seg_info (sec); | |
4796 | if (seginfo && seginfo->frchainP) | |
4797 | { | |
4798 | fragS *last_fragP = 0; | |
4799 | for (fragP = seginfo->frchainP->frch_root; fragP; | |
4800 | fragP = fragP->fr_next) | |
4801 | { | |
4802 | if (fragP->fr_fix != 0 | |
4803 | && !fragP->tc_frag_data.is_assembly_state_set) | |
4804 | { | |
4805 | if (last_fragP == 0) | |
4806 | { | |
4807 | as_warn_where (fragP->fr_file, fragP->fr_line, | |
4808 | _("assembly state not set for first frag in section %s"), | |
4809 | sec->name); | |
4810 | } | |
4811 | else | |
4812 | { | |
4813 | fragP->tc_frag_data.is_assembly_state_set = TRUE; | |
4814 | fragP->tc_frag_data.is_no_density = | |
4815 | last_fragP->tc_frag_data.is_no_density; | |
4816 | fragP->tc_frag_data.is_no_transform = | |
4817 | last_fragP->tc_frag_data.is_no_transform; | |
7c834684 BW |
4818 | fragP->tc_frag_data.use_longcalls = |
4819 | last_fragP->tc_frag_data.use_longcalls; | |
43cd72b9 BW |
4820 | fragP->tc_frag_data.use_absolute_literals = |
4821 | last_fragP->tc_frag_data.use_absolute_literals; | |
4822 | } | |
4823 | } | |
4824 | if (fragP->tc_frag_data.is_assembly_state_set) | |
4825 | last_fragP = fragP; | |
4826 | } | |
4827 | } | |
4828 | } | |
4829 | } | |
4830 | ||
4831 | ||
4832 | static void | |
7fa3d080 BW |
4833 | xtensa_find_unaligned_branch_targets (bfd *abfd ATTRIBUTE_UNUSED, |
4834 | asection *sec, | |
4835 | void *unused ATTRIBUTE_UNUSED) | |
43cd72b9 BW |
4836 | { |
4837 | flagword flags = bfd_get_section_flags (abfd, sec); | |
4838 | segment_info_type *seginfo = seg_info (sec); | |
4839 | fragS *frag = seginfo->frchainP->frch_root; | |
c138bc38 | 4840 | |
43cd72b9 | 4841 | if (flags & SEC_CODE) |
c138bc38 | 4842 | { |
43cd72b9 BW |
4843 | xtensa_isa isa = xtensa_default_isa; |
4844 | xtensa_insnbuf insnbuf = xtensa_insnbuf_alloc (isa); | |
4845 | while (frag != NULL) | |
4846 | { | |
4847 | if (frag->tc_frag_data.is_branch_target) | |
4848 | { | |
4849 | int op_size; | |
664df4e4 | 4850 | addressT branch_align, frag_addr; |
43cd72b9 BW |
4851 | xtensa_format fmt; |
4852 | ||
d77b99c9 BW |
4853 | xtensa_insnbuf_from_chars |
4854 | (isa, insnbuf, (unsigned char *) frag->fr_literal, 0); | |
43cd72b9 BW |
4855 | fmt = xtensa_format_decode (isa, insnbuf); |
4856 | op_size = xtensa_format_length (isa, fmt); | |
664df4e4 BW |
4857 | branch_align = 1 << branch_align_power (sec); |
4858 | frag_addr = frag->fr_address % branch_align; | |
4859 | if (frag_addr + op_size > branch_align) | |
43cd72b9 BW |
4860 | as_warn_where (frag->fr_file, frag->fr_line, |
4861 | _("unaligned branch target: %d bytes at 0x%lx"), | |
dd49a749 | 4862 | op_size, (long) frag->fr_address); |
43cd72b9 BW |
4863 | } |
4864 | frag = frag->fr_next; | |
4865 | } | |
4866 | xtensa_insnbuf_free (isa, insnbuf); | |
4867 | } | |
4868 | } | |
4869 | ||
4870 | ||
4871 | static void | |
7fa3d080 BW |
4872 | xtensa_find_unaligned_loops (bfd *abfd ATTRIBUTE_UNUSED, |
4873 | asection *sec, | |
4874 | void *unused ATTRIBUTE_UNUSED) | |
43cd72b9 BW |
4875 | { |
4876 | flagword flags = bfd_get_section_flags (abfd, sec); | |
4877 | segment_info_type *seginfo = seg_info (sec); | |
4878 | fragS *frag = seginfo->frchainP->frch_root; | |
4879 | xtensa_isa isa = xtensa_default_isa; | |
c138bc38 | 4880 | |
43cd72b9 | 4881 | if (flags & SEC_CODE) |
c138bc38 | 4882 | { |
43cd72b9 BW |
4883 | xtensa_insnbuf insnbuf = xtensa_insnbuf_alloc (isa); |
4884 | while (frag != NULL) | |
4885 | { | |
4886 | if (frag->tc_frag_data.is_first_loop_insn) | |
4887 | { | |
4888 | int op_size; | |
d77b99c9 | 4889 | addressT frag_addr; |
43cd72b9 BW |
4890 | xtensa_format fmt; |
4891 | ||
d77b99c9 BW |
4892 | xtensa_insnbuf_from_chars |
4893 | (isa, insnbuf, (unsigned char *) frag->fr_literal, 0); | |
43cd72b9 BW |
4894 | fmt = xtensa_format_decode (isa, insnbuf); |
4895 | op_size = xtensa_format_length (isa, fmt); | |
4896 | frag_addr = frag->fr_address % xtensa_fetch_width; | |
4897 | ||
d77b99c9 | 4898 | if (frag_addr + op_size > xtensa_fetch_width) |
43cd72b9 BW |
4899 | as_warn_where (frag->fr_file, frag->fr_line, |
4900 | _("unaligned loop: %d bytes at 0x%lx"), | |
dd49a749 | 4901 | op_size, (long) frag->fr_address); |
43cd72b9 BW |
4902 | } |
4903 | frag = frag->fr_next; | |
4904 | } | |
4905 | xtensa_insnbuf_free (isa, insnbuf); | |
4906 | } | |
4907 | } | |
4908 | ||
4909 | ||
30f725a1 BW |
4910 | static int |
4911 | xg_apply_fix_value (fixS *fixP, valueT val) | |
43cd72b9 BW |
4912 | { |
4913 | xtensa_isa isa = xtensa_default_isa; | |
4914 | static xtensa_insnbuf insnbuf = NULL; | |
4915 | static xtensa_insnbuf slotbuf = NULL; | |
4916 | xtensa_format fmt; | |
4917 | int slot; | |
4918 | bfd_boolean alt_reloc; | |
4919 | xtensa_opcode opcode; | |
4920 | char *const fixpos = fixP->fx_frag->fr_literal + fixP->fx_where; | |
4921 | ||
4922 | (void) decode_reloc (fixP->fx_r_type, &slot, &alt_reloc); | |
4923 | if (alt_reloc) | |
4924 | as_fatal (_("unexpected fix")); | |
4925 | ||
4926 | if (!insnbuf) | |
4927 | { | |
4928 | insnbuf = xtensa_insnbuf_alloc (isa); | |
4929 | slotbuf = xtensa_insnbuf_alloc (isa); | |
4930 | } | |
4931 | ||
d77b99c9 | 4932 | xtensa_insnbuf_from_chars (isa, insnbuf, (unsigned char *) fixpos, 0); |
43cd72b9 BW |
4933 | fmt = xtensa_format_decode (isa, insnbuf); |
4934 | if (fmt == XTENSA_UNDEFINED) | |
4935 | as_fatal (_("undecodable fix")); | |
4936 | xtensa_format_get_slot (isa, fmt, slot, insnbuf, slotbuf); | |
4937 | opcode = xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
4938 | if (opcode == XTENSA_UNDEFINED) | |
4939 | as_fatal (_("undecodable fix")); | |
4940 | ||
4941 | /* CONST16 immediates are not PC-relative, despite the fact that we | |
4942 | reuse the normal PC-relative operand relocations for the low part | |
30f725a1 | 4943 | of a CONST16 operand. */ |
43cd72b9 | 4944 | if (opcode == xtensa_const16_opcode) |
30f725a1 | 4945 | return 0; |
43cd72b9 BW |
4946 | |
4947 | xtensa_insnbuf_set_operand (slotbuf, fmt, slot, opcode, | |
4948 | get_relaxable_immed (opcode), val, | |
4949 | fixP->fx_file, fixP->fx_line); | |
4950 | ||
4951 | xtensa_format_set_slot (isa, fmt, slot, insnbuf, slotbuf); | |
d77b99c9 | 4952 | xtensa_insnbuf_to_chars (isa, insnbuf, (unsigned char *) fixpos, 0); |
30f725a1 BW |
4953 | |
4954 | return 1; | |
43cd72b9 BW |
4955 | } |
4956 | ||
e0001a05 NC |
4957 | \f |
4958 | /* External Functions and Other GAS Hooks. */ | |
4959 | ||
4960 | const char * | |
7fa3d080 | 4961 | xtensa_target_format (void) |
e0001a05 NC |
4962 | { |
4963 | return (target_big_endian ? "elf32-xtensa-be" : "elf32-xtensa-le"); | |
4964 | } | |
4965 | ||
4966 | ||
4967 | void | |
7fa3d080 | 4968 | xtensa_file_arch_init (bfd *abfd) |
e0001a05 NC |
4969 | { |
4970 | bfd_set_private_flags (abfd, 0x100 | 0x200); | |
4971 | } | |
4972 | ||
4973 | ||
4974 | void | |
7fa3d080 | 4975 | md_number_to_chars (char *buf, valueT val, int n) |
e0001a05 NC |
4976 | { |
4977 | if (target_big_endian) | |
4978 | number_to_chars_bigendian (buf, val, n); | |
4979 | else | |
4980 | number_to_chars_littleendian (buf, val, n); | |
4981 | } | |
4982 | ||
4983 | ||
4984 | /* This function is called once, at assembler startup time. It should | |
4985 | set up all the tables, etc. that the MD part of the assembler will | |
4986 | need. */ | |
4987 | ||
4988 | void | |
7fa3d080 | 4989 | md_begin (void) |
e0001a05 NC |
4990 | { |
4991 | segT current_section = now_seg; | |
4992 | int current_subsec = now_subseg; | |
4993 | xtensa_isa isa; | |
4994 | ||
43cd72b9 | 4995 | xtensa_default_isa = xtensa_isa_init (0, 0); |
e0001a05 | 4996 | isa = xtensa_default_isa; |
e0001a05 | 4997 | |
43cd72b9 BW |
4998 | linkrelax = 1; |
4999 | ||
74869ac7 | 5000 | /* Set up the literal sections. */ |
e0001a05 | 5001 | memset (&default_lit_sections, 0, sizeof (default_lit_sections)); |
e0001a05 NC |
5002 | |
5003 | subseg_set (current_section, current_subsec); | |
5004 | ||
43cd72b9 BW |
5005 | xg_init_vinsn (&cur_vinsn); |
5006 | ||
e0001a05 NC |
5007 | xtensa_addi_opcode = xtensa_opcode_lookup (isa, "addi"); |
5008 | xtensa_addmi_opcode = xtensa_opcode_lookup (isa, "addmi"); | |
5009 | xtensa_call0_opcode = xtensa_opcode_lookup (isa, "call0"); | |
5010 | xtensa_call4_opcode = xtensa_opcode_lookup (isa, "call4"); | |
5011 | xtensa_call8_opcode = xtensa_opcode_lookup (isa, "call8"); | |
5012 | xtensa_call12_opcode = xtensa_opcode_lookup (isa, "call12"); | |
5013 | xtensa_callx0_opcode = xtensa_opcode_lookup (isa, "callx0"); | |
5014 | xtensa_callx4_opcode = xtensa_opcode_lookup (isa, "callx4"); | |
5015 | xtensa_callx8_opcode = xtensa_opcode_lookup (isa, "callx8"); | |
5016 | xtensa_callx12_opcode = xtensa_opcode_lookup (isa, "callx12"); | |
43cd72b9 | 5017 | xtensa_const16_opcode = xtensa_opcode_lookup (isa, "const16"); |
e0001a05 | 5018 | xtensa_entry_opcode = xtensa_opcode_lookup (isa, "entry"); |
d12f9798 | 5019 | xtensa_extui_opcode = xtensa_opcode_lookup (isa, "extui"); |
43cd72b9 BW |
5020 | xtensa_movi_opcode = xtensa_opcode_lookup (isa, "movi"); |
5021 | xtensa_movi_n_opcode = xtensa_opcode_lookup (isa, "movi.n"); | |
e0001a05 | 5022 | xtensa_isync_opcode = xtensa_opcode_lookup (isa, "isync"); |
e0001a05 | 5023 | xtensa_jx_opcode = xtensa_opcode_lookup (isa, "jx"); |
43cd72b9 | 5024 | xtensa_l32r_opcode = xtensa_opcode_lookup (isa, "l32r"); |
e0001a05 NC |
5025 | xtensa_loop_opcode = xtensa_opcode_lookup (isa, "loop"); |
5026 | xtensa_loopnez_opcode = xtensa_opcode_lookup (isa, "loopnez"); | |
5027 | xtensa_loopgtz_opcode = xtensa_opcode_lookup (isa, "loopgtz"); | |
43cd72b9 | 5028 | xtensa_nop_opcode = xtensa_opcode_lookup (isa, "nop"); |
e0001a05 NC |
5029 | xtensa_nop_n_opcode = xtensa_opcode_lookup (isa, "nop.n"); |
5030 | xtensa_or_opcode = xtensa_opcode_lookup (isa, "or"); | |
5031 | xtensa_ret_opcode = xtensa_opcode_lookup (isa, "ret"); | |
5032 | xtensa_ret_n_opcode = xtensa_opcode_lookup (isa, "ret.n"); | |
5033 | xtensa_retw_opcode = xtensa_opcode_lookup (isa, "retw"); | |
5034 | xtensa_retw_n_opcode = xtensa_opcode_lookup (isa, "retw.n"); | |
43cd72b9 | 5035 | xtensa_rsr_lcount_opcode = xtensa_opcode_lookup (isa, "rsr.lcount"); |
e0001a05 | 5036 | xtensa_waiti_opcode = xtensa_opcode_lookup (isa, "waiti"); |
43cd72b9 BW |
5037 | |
5038 | init_op_placement_info_table (); | |
5039 | ||
5040 | /* Set up the assembly state. */ | |
5041 | if (!frag_now->tc_frag_data.is_assembly_state_set) | |
5042 | xtensa_set_frag_assembly_state (frag_now); | |
5043 | } | |
5044 | ||
5045 | ||
5046 | /* TC_INIT_FIX_DATA hook */ | |
5047 | ||
5048 | void | |
7fa3d080 | 5049 | xtensa_init_fix_data (fixS *x) |
43cd72b9 BW |
5050 | { |
5051 | x->tc_fix_data.slot = 0; | |
5052 | x->tc_fix_data.X_add_symbol = NULL; | |
5053 | x->tc_fix_data.X_add_number = 0; | |
e0001a05 NC |
5054 | } |
5055 | ||
5056 | ||
5057 | /* tc_frob_label hook */ | |
5058 | ||
5059 | void | |
7fa3d080 | 5060 | xtensa_frob_label (symbolS *sym) |
e0001a05 | 5061 | { |
3ea38ac2 BW |
5062 | float freq; |
5063 | ||
5064 | if (cur_vinsn.inside_bundle) | |
5065 | { | |
5066 | as_bad (_("labels are not valid inside bundles")); | |
5067 | return; | |
5068 | } | |
5069 | ||
5070 | freq = get_subseg_target_freq (now_seg, now_subseg); | |
7b1cc377 | 5071 | |
43cd72b9 BW |
5072 | /* Since the label was already attached to a frag associated with the |
5073 | previous basic block, it now needs to be reset to the current frag. */ | |
5074 | symbol_set_frag (sym, frag_now); | |
5075 | S_SET_VALUE (sym, (valueT) frag_now_fix ()); | |
5076 | ||
82e7541d BW |
5077 | if (generating_literals) |
5078 | xtensa_add_literal_sym (sym); | |
5079 | else | |
5080 | xtensa_add_insn_label (sym); | |
5081 | ||
7b1cc377 BW |
5082 | if (symbol_get_tc (sym)->is_loop_target) |
5083 | { | |
5084 | if ((get_last_insn_flags (now_seg, now_subseg) | |
e0001a05 | 5085 | & FLAG_IS_BAD_LOOPEND) != 0) |
7b1cc377 BW |
5086 | as_bad (_("invalid last instruction for a zero-overhead loop")); |
5087 | ||
5088 | xtensa_set_frag_assembly_state (frag_now); | |
5089 | frag_var (rs_machine_dependent, 4, 4, RELAX_LOOP_END, | |
5090 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
5091 | ||
5092 | xtensa_set_frag_assembly_state (frag_now); | |
c3ea6048 | 5093 | xtensa_move_labels (frag_now, 0); |
07a53e5c | 5094 | } |
e0001a05 NC |
5095 | |
5096 | /* No target aligning in the absolute section. */ | |
61846f28 | 5097 | if (now_seg != absolute_section |
43cd72b9 | 5098 | && do_align_targets () |
61846f28 | 5099 | && !is_unaligned_label (sym) |
43cd72b9 BW |
5100 | && !generating_literals) |
5101 | { | |
43cd72b9 BW |
5102 | xtensa_set_frag_assembly_state (frag_now); |
5103 | ||
43cd72b9 | 5104 | frag_var (rs_machine_dependent, |
7b1cc377 | 5105 | 0, (int) freq, |
e0001a05 NC |
5106 | RELAX_DESIRE_ALIGN_IF_TARGET, |
5107 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
43cd72b9 | 5108 | xtensa_set_frag_assembly_state (frag_now); |
c3ea6048 | 5109 | xtensa_move_labels (frag_now, 0); |
43cd72b9 BW |
5110 | } |
5111 | ||
5112 | /* We need to mark the following properties even if we aren't aligning. */ | |
5113 | ||
5114 | /* If the label is already known to be a branch target, i.e., a | |
5115 | forward branch, mark the frag accordingly. Backward branches | |
5116 | are handled by xg_add_branch_and_loop_targets. */ | |
5117 | if (symbol_get_tc (sym)->is_branch_target) | |
5118 | symbol_get_frag (sym)->tc_frag_data.is_branch_target = TRUE; | |
5119 | ||
5120 | /* Loops only go forward, so they can be identified here. */ | |
5121 | if (symbol_get_tc (sym)->is_loop_target) | |
5122 | symbol_get_frag (sym)->tc_frag_data.is_loop_target = TRUE; | |
07a53e5c RH |
5123 | |
5124 | dwarf2_emit_label (sym); | |
43cd72b9 BW |
5125 | } |
5126 | ||
5127 | ||
5128 | /* tc_unrecognized_line hook */ | |
5129 | ||
5130 | int | |
7fa3d080 | 5131 | xtensa_unrecognized_line (int ch) |
43cd72b9 BW |
5132 | { |
5133 | switch (ch) | |
5134 | { | |
5135 | case '{' : | |
5136 | if (cur_vinsn.inside_bundle == 0) | |
5137 | { | |
5138 | /* PR8110: Cannot emit line number info inside a FLIX bundle | |
5139 | when using --gstabs. Temporarily disable debug info. */ | |
5140 | generate_lineno_debug (); | |
5141 | if (debug_type == DEBUG_STABS) | |
5142 | { | |
5143 | xt_saved_debug_type = debug_type; | |
5144 | debug_type = DEBUG_NONE; | |
5145 | } | |
82e7541d | 5146 | |
43cd72b9 BW |
5147 | cur_vinsn.inside_bundle = 1; |
5148 | } | |
5149 | else | |
5150 | { | |
5151 | as_bad (_("extra opening brace")); | |
5152 | return 0; | |
5153 | } | |
5154 | break; | |
82e7541d | 5155 | |
43cd72b9 BW |
5156 | case '}' : |
5157 | if (cur_vinsn.inside_bundle) | |
5158 | finish_vinsn (&cur_vinsn); | |
5159 | else | |
5160 | { | |
5161 | as_bad (_("extra closing brace")); | |
5162 | return 0; | |
5163 | } | |
5164 | break; | |
5165 | default: | |
5166 | as_bad (_("syntax error")); | |
5167 | return 0; | |
e0001a05 | 5168 | } |
43cd72b9 | 5169 | return 1; |
e0001a05 NC |
5170 | } |
5171 | ||
5172 | ||
5173 | /* md_flush_pending_output hook */ | |
5174 | ||
5175 | void | |
7fa3d080 | 5176 | xtensa_flush_pending_output (void) |
e0001a05 | 5177 | { |
a3582eee BW |
5178 | /* This line fixes a bug where automatically generated gstabs info |
5179 | separates a function label from its entry instruction, ending up | |
5180 | with the literal position between the function label and the entry | |
5181 | instruction and crashing code. It only happens with --gstabs and | |
5182 | --text-section-literals, and when several other obscure relaxation | |
5183 | conditions are met. */ | |
5184 | if (outputting_stabs_line_debug) | |
5185 | return; | |
5186 | ||
43cd72b9 BW |
5187 | if (cur_vinsn.inside_bundle) |
5188 | as_bad (_("missing closing brace")); | |
5189 | ||
e0001a05 NC |
5190 | /* If there is a non-zero instruction fragment, close it. */ |
5191 | if (frag_now_fix () != 0 && frag_now->tc_frag_data.is_insn) | |
5192 | { | |
5193 | frag_wane (frag_now); | |
5194 | frag_new (0); | |
43cd72b9 | 5195 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
5196 | } |
5197 | frag_now->tc_frag_data.is_insn = FALSE; | |
82e7541d BW |
5198 | |
5199 | xtensa_clear_insn_labels (); | |
e0001a05 NC |
5200 | } |
5201 | ||
5202 | ||
43cd72b9 BW |
5203 | /* We had an error while parsing an instruction. The string might look |
5204 | like this: "insn arg1, arg2 }". If so, we need to see the closing | |
5205 | brace and reset some fields. Otherwise, the vinsn never gets closed | |
5206 | and the num_slots field will grow past the end of the array of slots, | |
5207 | and bad things happen. */ | |
5208 | ||
5209 | static void | |
7fa3d080 | 5210 | error_reset_cur_vinsn (void) |
43cd72b9 BW |
5211 | { |
5212 | if (cur_vinsn.inside_bundle) | |
5213 | { | |
5214 | if (*input_line_pointer == '}' | |
5215 | || *(input_line_pointer - 1) == '}' | |
5216 | || *(input_line_pointer - 2) == '}') | |
5217 | xg_clear_vinsn (&cur_vinsn); | |
5218 | } | |
5219 | } | |
5220 | ||
5221 | ||
e0001a05 | 5222 | void |
7fa3d080 | 5223 | md_assemble (char *str) |
e0001a05 NC |
5224 | { |
5225 | xtensa_isa isa = xtensa_default_isa; | |
b224e962 | 5226 | char *opname; |
e0001a05 NC |
5227 | unsigned opnamelen; |
5228 | bfd_boolean has_underbar = FALSE; | |
43cd72b9 | 5229 | char *arg_strings[MAX_INSN_ARGS]; |
e0001a05 | 5230 | int num_args; |
e0001a05 | 5231 | TInsn orig_insn; /* Original instruction from the input. */ |
e0001a05 | 5232 | |
e0001a05 NC |
5233 | tinsn_init (&orig_insn); |
5234 | ||
5235 | /* Split off the opcode. */ | |
5236 | opnamelen = strspn (str, "abcdefghijklmnopqrstuvwxyz_/0123456789."); | |
5237 | opname = xmalloc (opnamelen + 1); | |
5238 | memcpy (opname, str, opnamelen); | |
5239 | opname[opnamelen] = '\0'; | |
5240 | ||
5241 | num_args = tokenize_arguments (arg_strings, str + opnamelen); | |
5242 | if (num_args == -1) | |
5243 | { | |
5244 | as_bad (_("syntax error")); | |
5245 | return; | |
5246 | } | |
5247 | ||
5248 | if (xg_translate_idioms (&opname, &num_args, arg_strings)) | |
5249 | return; | |
5250 | ||
5251 | /* Check for an underbar prefix. */ | |
5252 | if (*opname == '_') | |
5253 | { | |
5254 | has_underbar = TRUE; | |
5255 | opname += 1; | |
5256 | } | |
5257 | ||
5258 | orig_insn.insn_type = ITYPE_INSN; | |
5259 | orig_insn.ntok = 0; | |
43cd72b9 | 5260 | orig_insn.is_specific_opcode = (has_underbar || !use_transform ()); |
e0001a05 NC |
5261 | |
5262 | orig_insn.opcode = xtensa_opcode_lookup (isa, opname); | |
5263 | if (orig_insn.opcode == XTENSA_UNDEFINED) | |
5264 | { | |
43cd72b9 BW |
5265 | xtensa_format fmt = xtensa_format_lookup (isa, opname); |
5266 | if (fmt == XTENSA_UNDEFINED) | |
5267 | { | |
5268 | as_bad (_("unknown opcode or format name '%s'"), opname); | |
5269 | error_reset_cur_vinsn (); | |
5270 | return; | |
5271 | } | |
5272 | if (!cur_vinsn.inside_bundle) | |
5273 | { | |
5274 | as_bad (_("format names only valid inside bundles")); | |
5275 | error_reset_cur_vinsn (); | |
5276 | return; | |
5277 | } | |
5278 | if (cur_vinsn.format != XTENSA_UNDEFINED) | |
5279 | as_warn (_("multiple formats specified for one bundle; using '%s'"), | |
5280 | opname); | |
5281 | cur_vinsn.format = fmt; | |
5282 | free (has_underbar ? opname - 1 : opname); | |
5283 | error_reset_cur_vinsn (); | |
e0001a05 NC |
5284 | return; |
5285 | } | |
5286 | ||
e0001a05 NC |
5287 | /* Parse the arguments. */ |
5288 | if (parse_arguments (&orig_insn, num_args, arg_strings)) | |
5289 | { | |
5290 | as_bad (_("syntax error")); | |
43cd72b9 | 5291 | error_reset_cur_vinsn (); |
e0001a05 NC |
5292 | return; |
5293 | } | |
5294 | ||
5295 | /* Free the opcode and argument strings, now that they've been parsed. */ | |
5296 | free (has_underbar ? opname - 1 : opname); | |
5297 | opname = 0; | |
5298 | while (num_args-- > 0) | |
5299 | free (arg_strings[num_args]); | |
5300 | ||
43cd72b9 BW |
5301 | /* Get expressions for invisible operands. */ |
5302 | if (get_invisible_operands (&orig_insn)) | |
5303 | { | |
5304 | error_reset_cur_vinsn (); | |
5305 | return; | |
5306 | } | |
5307 | ||
e0001a05 NC |
5308 | /* Check for the right number and type of arguments. */ |
5309 | if (tinsn_check_arguments (&orig_insn)) | |
e0001a05 | 5310 | { |
43cd72b9 BW |
5311 | error_reset_cur_vinsn (); |
5312 | return; | |
e0001a05 NC |
5313 | } |
5314 | ||
b224e962 BW |
5315 | /* Record the line number for each TInsn, because a FLIX bundle may be |
5316 | spread across multiple input lines and individual instructions may be | |
5317 | moved around in some cases. */ | |
5318 | orig_insn.loc_directive_seen = dwarf2_loc_directive_seen; | |
5319 | dwarf2_where (&orig_insn.debug_line); | |
5320 | dwarf2_consume_line_info (); | |
c138bc38 | 5321 | |
43cd72b9 BW |
5322 | xg_add_branch_and_loop_targets (&orig_insn); |
5323 | ||
431ad2d0 BW |
5324 | /* Check that immediate value for ENTRY is >= 16. */ |
5325 | if (orig_insn.opcode == xtensa_entry_opcode && orig_insn.ntok >= 3) | |
e0001a05 | 5326 | { |
431ad2d0 BW |
5327 | expressionS *exp = &orig_insn.tok[2]; |
5328 | if (exp->X_op == O_constant && exp->X_add_number < 16) | |
5329 | as_warn (_("entry instruction with stack decrement < 16")); | |
e0001a05 NC |
5330 | } |
5331 | ||
e0001a05 | 5332 | /* Finish it off: |
43cd72b9 BW |
5333 | assemble_tokens (opcode, tok, ntok); |
5334 | expand the tokens from the orig_insn into the | |
5335 | stack of instructions that will not expand | |
e0001a05 | 5336 | unless required at relaxation time. */ |
e0001a05 | 5337 | |
43cd72b9 BW |
5338 | if (!cur_vinsn.inside_bundle) |
5339 | emit_single_op (&orig_insn); | |
5340 | else /* We are inside a bundle. */ | |
e0001a05 | 5341 | { |
43cd72b9 BW |
5342 | cur_vinsn.slots[cur_vinsn.num_slots] = orig_insn; |
5343 | cur_vinsn.num_slots++; | |
5344 | if (*input_line_pointer == '}' | |
5345 | || *(input_line_pointer - 1) == '}' | |
5346 | || *(input_line_pointer - 2) == '}') | |
5347 | finish_vinsn (&cur_vinsn); | |
e0001a05 NC |
5348 | } |
5349 | ||
43cd72b9 BW |
5350 | /* We've just emitted a new instruction so clear the list of labels. */ |
5351 | xtensa_clear_insn_labels (); | |
e0001a05 NC |
5352 | } |
5353 | ||
5354 | ||
43cd72b9 | 5355 | /* HANDLE_ALIGN hook */ |
e0001a05 | 5356 | |
43cd72b9 BW |
5357 | /* For a .align directive, we mark the previous block with the alignment |
5358 | information. This will be placed in the object file in the | |
5359 | property section corresponding to this section. */ | |
e0001a05 | 5360 | |
43cd72b9 | 5361 | void |
7fa3d080 | 5362 | xtensa_handle_align (fragS *fragP) |
43cd72b9 BW |
5363 | { |
5364 | if (linkrelax | |
b08b5071 | 5365 | && ! fragP->tc_frag_data.is_literal |
43cd72b9 BW |
5366 | && (fragP->fr_type == rs_align |
5367 | || fragP->fr_type == rs_align_code) | |
5368 | && fragP->fr_address + fragP->fr_fix > 0 | |
5369 | && fragP->fr_offset > 0 | |
5370 | && now_seg != bss_section) | |
e0001a05 | 5371 | { |
43cd72b9 BW |
5372 | fragP->tc_frag_data.is_align = TRUE; |
5373 | fragP->tc_frag_data.alignment = fragP->fr_offset; | |
e0001a05 NC |
5374 | } |
5375 | ||
43cd72b9 | 5376 | if (fragP->fr_type == rs_align_test) |
e0001a05 | 5377 | { |
43cd72b9 BW |
5378 | int count; |
5379 | count = fragP->fr_next->fr_address - fragP->fr_address - fragP->fr_fix; | |
5380 | if (count != 0) | |
c138bc38 | 5381 | as_bad_where (fragP->fr_file, fragP->fr_line, |
43cd72b9 | 5382 | _("unaligned entry instruction")); |
e0001a05 | 5383 | } |
99ded152 BW |
5384 | |
5385 | if (linkrelax && fragP->fr_type == rs_org) | |
5386 | fragP->fr_subtype = RELAX_ORG; | |
e0001a05 | 5387 | } |
43cd72b9 | 5388 | |
e0001a05 NC |
5389 | |
5390 | /* TC_FRAG_INIT hook */ | |
5391 | ||
5392 | void | |
7fa3d080 | 5393 | xtensa_frag_init (fragS *frag) |
e0001a05 | 5394 | { |
43cd72b9 | 5395 | xtensa_set_frag_assembly_state (frag); |
e0001a05 NC |
5396 | } |
5397 | ||
5398 | ||
5399 | symbolS * | |
7fa3d080 | 5400 | md_undefined_symbol (char *name ATTRIBUTE_UNUSED) |
e0001a05 NC |
5401 | { |
5402 | return NULL; | |
5403 | } | |
5404 | ||
5405 | ||
5406 | /* Round up a section size to the appropriate boundary. */ | |
5407 | ||
5408 | valueT | |
7fa3d080 | 5409 | md_section_align (segT segment ATTRIBUTE_UNUSED, valueT size) |
e0001a05 NC |
5410 | { |
5411 | return size; /* Byte alignment is fine. */ | |
5412 | } | |
5413 | ||
5414 | ||
5415 | long | |
7fa3d080 | 5416 | md_pcrel_from (fixS *fixP) |
e0001a05 NC |
5417 | { |
5418 | char *insn_p; | |
5419 | static xtensa_insnbuf insnbuf = NULL; | |
43cd72b9 | 5420 | static xtensa_insnbuf slotbuf = NULL; |
e0001a05 | 5421 | int opnum; |
43cd72b9 | 5422 | uint32 opnd_value; |
e0001a05 | 5423 | xtensa_opcode opcode; |
43cd72b9 BW |
5424 | xtensa_format fmt; |
5425 | int slot; | |
e0001a05 NC |
5426 | xtensa_isa isa = xtensa_default_isa; |
5427 | valueT addr = fixP->fx_where + fixP->fx_frag->fr_address; | |
43cd72b9 | 5428 | bfd_boolean alt_reloc; |
e0001a05 | 5429 | |
e0001a05 | 5430 | if (fixP->fx_r_type == BFD_RELOC_XTENSA_ASM_EXPAND) |
30f725a1 | 5431 | return 0; |
e0001a05 NC |
5432 | |
5433 | if (!insnbuf) | |
43cd72b9 BW |
5434 | { |
5435 | insnbuf = xtensa_insnbuf_alloc (isa); | |
5436 | slotbuf = xtensa_insnbuf_alloc (isa); | |
5437 | } | |
e0001a05 NC |
5438 | |
5439 | insn_p = &fixP->fx_frag->fr_literal[fixP->fx_where]; | |
d77b99c9 | 5440 | xtensa_insnbuf_from_chars (isa, insnbuf, (unsigned char *) insn_p, 0); |
43cd72b9 BW |
5441 | fmt = xtensa_format_decode (isa, insnbuf); |
5442 | ||
5443 | if (fmt == XTENSA_UNDEFINED) | |
5444 | as_fatal (_("bad instruction format")); | |
5445 | ||
5446 | if (decode_reloc (fixP->fx_r_type, &slot, &alt_reloc) != 0) | |
5447 | as_fatal (_("invalid relocation")); | |
5448 | ||
5449 | xtensa_format_get_slot (isa, fmt, slot, insnbuf, slotbuf); | |
5450 | opcode = xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
5451 | ||
30f725a1 BW |
5452 | /* Check for "alternate" relocations (operand not specified). None |
5453 | of the current uses for these are really PC-relative. */ | |
43cd72b9 BW |
5454 | if (alt_reloc || opcode == xtensa_const16_opcode) |
5455 | { | |
5456 | if (opcode != xtensa_l32r_opcode | |
5457 | && opcode != xtensa_const16_opcode) | |
5458 | as_fatal (_("invalid relocation for '%s' instruction"), | |
5459 | xtensa_opcode_name (isa, opcode)); | |
30f725a1 | 5460 | return 0; |
e0001a05 NC |
5461 | } |
5462 | ||
43cd72b9 BW |
5463 | opnum = get_relaxable_immed (opcode); |
5464 | opnd_value = 0; | |
5465 | if (xtensa_operand_is_PCrelative (isa, opcode, opnum) != 1 | |
5466 | || xtensa_operand_do_reloc (isa, opcode, opnum, &opnd_value, addr)) | |
e0001a05 NC |
5467 | { |
5468 | as_bad_where (fixP->fx_file, | |
5469 | fixP->fx_line, | |
5470 | _("invalid relocation for operand %d of '%s'"), | |
5471 | opnum, xtensa_opcode_name (isa, opcode)); | |
30f725a1 | 5472 | return 0; |
e0001a05 | 5473 | } |
43cd72b9 BW |
5474 | return 0 - opnd_value; |
5475 | } | |
5476 | ||
5477 | ||
5478 | /* TC_FORCE_RELOCATION hook */ | |
5479 | ||
5480 | int | |
7fa3d080 | 5481 | xtensa_force_relocation (fixS *fix) |
43cd72b9 BW |
5482 | { |
5483 | switch (fix->fx_r_type) | |
30f725a1 BW |
5484 | { |
5485 | case BFD_RELOC_XTENSA_ASM_EXPAND: | |
43cd72b9 BW |
5486 | case BFD_RELOC_XTENSA_SLOT0_ALT: |
5487 | case BFD_RELOC_XTENSA_SLOT1_ALT: | |
5488 | case BFD_RELOC_XTENSA_SLOT2_ALT: | |
5489 | case BFD_RELOC_XTENSA_SLOT3_ALT: | |
5490 | case BFD_RELOC_XTENSA_SLOT4_ALT: | |
5491 | case BFD_RELOC_XTENSA_SLOT5_ALT: | |
5492 | case BFD_RELOC_XTENSA_SLOT6_ALT: | |
5493 | case BFD_RELOC_XTENSA_SLOT7_ALT: | |
5494 | case BFD_RELOC_XTENSA_SLOT8_ALT: | |
5495 | case BFD_RELOC_XTENSA_SLOT9_ALT: | |
5496 | case BFD_RELOC_XTENSA_SLOT10_ALT: | |
5497 | case BFD_RELOC_XTENSA_SLOT11_ALT: | |
5498 | case BFD_RELOC_XTENSA_SLOT12_ALT: | |
5499 | case BFD_RELOC_XTENSA_SLOT13_ALT: | |
5500 | case BFD_RELOC_XTENSA_SLOT14_ALT: | |
43cd72b9 BW |
5501 | return 1; |
5502 | default: | |
5503 | break; | |
e0001a05 NC |
5504 | } |
5505 | ||
43cd72b9 BW |
5506 | if (linkrelax && fix->fx_addsy |
5507 | && relaxable_section (S_GET_SEGMENT (fix->fx_addsy))) | |
5508 | return 1; | |
5509 | ||
5510 | return generic_force_reloc (fix); | |
5511 | } | |
5512 | ||
5513 | ||
30f725a1 BW |
5514 | /* TC_VALIDATE_FIX_SUB hook */ |
5515 | ||
5516 | int | |
5517 | xtensa_validate_fix_sub (fixS *fix) | |
5518 | { | |
5519 | segT add_symbol_segment, sub_symbol_segment; | |
5520 | ||
5521 | /* The difference of two symbols should be resolved by the assembler when | |
5522 | linkrelax is not set. If the linker may relax the section containing | |
5523 | the symbols, then an Xtensa DIFF relocation must be generated so that | |
5524 | the linker knows to adjust the difference value. */ | |
5525 | if (!linkrelax || fix->fx_addsy == NULL) | |
5526 | return 0; | |
5527 | ||
5528 | /* Make sure both symbols are in the same segment, and that segment is | |
5529 | "normal" and relaxable. If the segment is not "normal", then the | |
5530 | fix is not valid. If the segment is not "relaxable", then the fix | |
5531 | should have been handled earlier. */ | |
5532 | add_symbol_segment = S_GET_SEGMENT (fix->fx_addsy); | |
5533 | if (! SEG_NORMAL (add_symbol_segment) || | |
5534 | ! relaxable_section (add_symbol_segment)) | |
5535 | return 0; | |
5536 | sub_symbol_segment = S_GET_SEGMENT (fix->fx_subsy); | |
5537 | return (sub_symbol_segment == add_symbol_segment); | |
5538 | } | |
5539 | ||
5540 | ||
43cd72b9 BW |
5541 | /* NO_PSEUDO_DOT hook */ |
5542 | ||
5543 | /* This function has nothing to do with pseudo dots, but this is the | |
5544 | nearest macro to where the check needs to take place. FIXME: This | |
5545 | seems wrong. */ | |
5546 | ||
5547 | bfd_boolean | |
7fa3d080 | 5548 | xtensa_check_inside_bundle (void) |
43cd72b9 BW |
5549 | { |
5550 | if (cur_vinsn.inside_bundle && input_line_pointer[-1] == '.') | |
5551 | as_bad (_("directives are not valid inside bundles")); | |
5552 | ||
5553 | /* This function must always return FALSE because it is called via a | |
5554 | macro that has nothing to do with bundling. */ | |
5555 | return FALSE; | |
e0001a05 NC |
5556 | } |
5557 | ||
5558 | ||
43cd72b9 | 5559 | /* md_elf_section_change_hook */ |
e0001a05 NC |
5560 | |
5561 | void | |
7fa3d080 | 5562 | xtensa_elf_section_change_hook (void) |
e0001a05 | 5563 | { |
43cd72b9 BW |
5564 | /* Set up the assembly state. */ |
5565 | if (!frag_now->tc_frag_data.is_assembly_state_set) | |
5566 | xtensa_set_frag_assembly_state (frag_now); | |
e0001a05 NC |
5567 | } |
5568 | ||
5569 | ||
5570 | /* tc_fix_adjustable hook */ | |
5571 | ||
5572 | bfd_boolean | |
7fa3d080 | 5573 | xtensa_fix_adjustable (fixS *fixP) |
e0001a05 | 5574 | { |
43cd72b9 BW |
5575 | /* An offset is not allowed in combination with the difference of two |
5576 | symbols, but that cannot be easily detected after a local symbol | |
5577 | has been adjusted to a (section+offset) form. Return 0 so that such | |
5578 | an fix will not be adjusted. */ | |
5579 | if (fixP->fx_subsy && fixP->fx_addsy && fixP->fx_offset | |
5580 | && relaxable_section (S_GET_SEGMENT (fixP->fx_subsy))) | |
5581 | return 0; | |
5582 | ||
e0001a05 NC |
5583 | /* We need the symbol name for the VTABLE entries. */ |
5584 | if (fixP->fx_r_type == BFD_RELOC_VTABLE_INHERIT | |
5585 | || fixP->fx_r_type == BFD_RELOC_VTABLE_ENTRY) | |
5586 | return 0; | |
5587 | ||
5588 | return 1; | |
5589 | } | |
5590 | ||
5591 | ||
6a7eedfe BW |
5592 | /* tc_symbol_new_hook */ |
5593 | ||
5594 | symbolS *expr_symbols = NULL; | |
5595 | ||
5596 | void | |
5597 | xtensa_symbol_new_hook (symbolS *sym) | |
5598 | { | |
5599 | if (S_GET_SEGMENT (sym) == expr_section) | |
5600 | { | |
5601 | symbol_get_tc (sym)->next_expr_symbol = expr_symbols; | |
5602 | expr_symbols = sym; | |
5603 | } | |
5604 | } | |
5605 | ||
5606 | ||
5607 | ||
e0001a05 | 5608 | void |
55cf6793 | 5609 | md_apply_fix (fixS *fixP, valueT *valP, segT seg) |
e0001a05 | 5610 | { |
30f725a1 | 5611 | char *const fixpos = fixP->fx_frag->fr_literal + fixP->fx_where; |
d47d412e | 5612 | valueT val = 0; |
30f725a1 | 5613 | |
e7da6241 BW |
5614 | /* Subtracted symbols are only allowed for a few relocation types, and |
5615 | unless linkrelax is enabled, they should not make it to this point. */ | |
5616 | if (fixP->fx_subsy && !(linkrelax && (fixP->fx_r_type == BFD_RELOC_32 | |
5617 | || fixP->fx_r_type == BFD_RELOC_16 | |
5618 | || fixP->fx_r_type == BFD_RELOC_8))) | |
5619 | as_bad_where (fixP->fx_file, fixP->fx_line, _("expression too complex")); | |
5620 | ||
30f725a1 | 5621 | switch (fixP->fx_r_type) |
e0001a05 | 5622 | { |
30f725a1 BW |
5623 | case BFD_RELOC_32: |
5624 | case BFD_RELOC_16: | |
5625 | case BFD_RELOC_8: | |
e7da6241 | 5626 | if (fixP->fx_subsy) |
30f725a1 BW |
5627 | { |
5628 | switch (fixP->fx_r_type) | |
5629 | { | |
5630 | case BFD_RELOC_8: | |
5631 | fixP->fx_r_type = BFD_RELOC_XTENSA_DIFF8; | |
5632 | break; | |
5633 | case BFD_RELOC_16: | |
5634 | fixP->fx_r_type = BFD_RELOC_XTENSA_DIFF16; | |
5635 | break; | |
5636 | case BFD_RELOC_32: | |
5637 | fixP->fx_r_type = BFD_RELOC_XTENSA_DIFF32; | |
5638 | break; | |
5639 | default: | |
5640 | break; | |
5641 | } | |
e0001a05 | 5642 | |
30f725a1 BW |
5643 | /* An offset is only allowed when it results from adjusting a |
5644 | local symbol into a section-relative offset. If the offset | |
5645 | came from the original expression, tc_fix_adjustable will have | |
5646 | prevented the fix from being converted to a section-relative | |
5647 | form so that we can flag the error here. */ | |
5648 | if (fixP->fx_offset != 0 && !symbol_section_p (fixP->fx_addsy)) | |
5649 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
5650 | _("cannot represent subtraction with an offset")); | |
5651 | ||
5652 | val = (S_GET_VALUE (fixP->fx_addsy) + fixP->fx_offset | |
5653 | - S_GET_VALUE (fixP->fx_subsy)); | |
5654 | ||
5655 | /* The difference value gets written out, and the DIFF reloc | |
5656 | identifies the address of the subtracted symbol (i.e., the one | |
5657 | with the lowest address). */ | |
5658 | *valP = val; | |
5659 | fixP->fx_offset -= val; | |
5660 | fixP->fx_subsy = NULL; | |
5661 | } | |
5662 | else if (! fixP->fx_addsy) | |
e0001a05 | 5663 | { |
30f725a1 | 5664 | val = *valP; |
e0001a05 | 5665 | fixP->fx_done = 1; |
30f725a1 | 5666 | } |
d47d412e BW |
5667 | /* fall through */ |
5668 | ||
5669 | case BFD_RELOC_XTENSA_PLT: | |
30f725a1 BW |
5670 | md_number_to_chars (fixpos, val, fixP->fx_size); |
5671 | fixP->fx_no_overflow = 0; /* Use the standard overflow check. */ | |
5672 | break; | |
e0001a05 | 5673 | |
30f725a1 BW |
5674 | case BFD_RELOC_XTENSA_SLOT0_OP: |
5675 | case BFD_RELOC_XTENSA_SLOT1_OP: | |
5676 | case BFD_RELOC_XTENSA_SLOT2_OP: | |
5677 | case BFD_RELOC_XTENSA_SLOT3_OP: | |
5678 | case BFD_RELOC_XTENSA_SLOT4_OP: | |
5679 | case BFD_RELOC_XTENSA_SLOT5_OP: | |
5680 | case BFD_RELOC_XTENSA_SLOT6_OP: | |
5681 | case BFD_RELOC_XTENSA_SLOT7_OP: | |
5682 | case BFD_RELOC_XTENSA_SLOT8_OP: | |
5683 | case BFD_RELOC_XTENSA_SLOT9_OP: | |
5684 | case BFD_RELOC_XTENSA_SLOT10_OP: | |
5685 | case BFD_RELOC_XTENSA_SLOT11_OP: | |
5686 | case BFD_RELOC_XTENSA_SLOT12_OP: | |
5687 | case BFD_RELOC_XTENSA_SLOT13_OP: | |
5688 | case BFD_RELOC_XTENSA_SLOT14_OP: | |
5689 | if (linkrelax) | |
5690 | { | |
5691 | /* Write the tentative value of a PC-relative relocation to a | |
5692 | local symbol into the instruction. The value will be ignored | |
5693 | by the linker, and it makes the object file disassembly | |
5694 | readable when all branch targets are encoded in relocations. */ | |
5695 | ||
5696 | assert (fixP->fx_addsy); | |
20ee54e8 | 5697 | if (S_GET_SEGMENT (fixP->fx_addsy) == seg |
30f725a1 BW |
5698 | && !S_FORCE_RELOC (fixP->fx_addsy, 1)) |
5699 | { | |
5700 | val = (S_GET_VALUE (fixP->fx_addsy) + fixP->fx_offset | |
5701 | - md_pcrel_from (fixP)); | |
5702 | (void) xg_apply_fix_value (fixP, val); | |
5703 | } | |
5704 | } | |
5705 | else if (! fixP->fx_addsy) | |
5706 | { | |
5707 | val = *valP; | |
5708 | if (xg_apply_fix_value (fixP, val)) | |
5709 | fixP->fx_done = 1; | |
5710 | } | |
5711 | break; | |
e0001a05 | 5712 | |
30f725a1 BW |
5713 | case BFD_RELOC_XTENSA_ASM_EXPAND: |
5714 | case BFD_RELOC_XTENSA_SLOT0_ALT: | |
5715 | case BFD_RELOC_XTENSA_SLOT1_ALT: | |
5716 | case BFD_RELOC_XTENSA_SLOT2_ALT: | |
5717 | case BFD_RELOC_XTENSA_SLOT3_ALT: | |
5718 | case BFD_RELOC_XTENSA_SLOT4_ALT: | |
5719 | case BFD_RELOC_XTENSA_SLOT5_ALT: | |
5720 | case BFD_RELOC_XTENSA_SLOT6_ALT: | |
5721 | case BFD_RELOC_XTENSA_SLOT7_ALT: | |
5722 | case BFD_RELOC_XTENSA_SLOT8_ALT: | |
5723 | case BFD_RELOC_XTENSA_SLOT9_ALT: | |
5724 | case BFD_RELOC_XTENSA_SLOT10_ALT: | |
5725 | case BFD_RELOC_XTENSA_SLOT11_ALT: | |
5726 | case BFD_RELOC_XTENSA_SLOT12_ALT: | |
5727 | case BFD_RELOC_XTENSA_SLOT13_ALT: | |
5728 | case BFD_RELOC_XTENSA_SLOT14_ALT: | |
5729 | /* These all need to be resolved at link-time. Do nothing now. */ | |
5730 | break; | |
e0001a05 | 5731 | |
30f725a1 BW |
5732 | case BFD_RELOC_VTABLE_INHERIT: |
5733 | case BFD_RELOC_VTABLE_ENTRY: | |
5734 | fixP->fx_done = 0; | |
5735 | break; | |
e0001a05 | 5736 | |
30f725a1 BW |
5737 | default: |
5738 | as_bad (_("unhandled local relocation fix %s"), | |
5739 | bfd_get_reloc_code_name (fixP->fx_r_type)); | |
e0001a05 NC |
5740 | } |
5741 | } | |
5742 | ||
5743 | ||
5744 | char * | |
7fa3d080 | 5745 | md_atof (int type, char *litP, int *sizeP) |
e0001a05 | 5746 | { |
499ac353 | 5747 | return ieee_md_atof (type, litP, sizeP, target_big_endian); |
e0001a05 NC |
5748 | } |
5749 | ||
5750 | ||
5751 | int | |
7fa3d080 | 5752 | md_estimate_size_before_relax (fragS *fragP, segT seg ATTRIBUTE_UNUSED) |
e0001a05 | 5753 | { |
34e41783 | 5754 | return total_frag_text_expansion (fragP); |
e0001a05 NC |
5755 | } |
5756 | ||
5757 | ||
5758 | /* Translate internal representation of relocation info to BFD target | |
5759 | format. */ | |
5760 | ||
5761 | arelent * | |
30f725a1 | 5762 | tc_gen_reloc (asection *section ATTRIBUTE_UNUSED, fixS *fixp) |
e0001a05 NC |
5763 | { |
5764 | arelent *reloc; | |
5765 | ||
5766 | reloc = (arelent *) xmalloc (sizeof (arelent)); | |
5767 | reloc->sym_ptr_ptr = (asymbol **) xmalloc (sizeof (asymbol *)); | |
5768 | *reloc->sym_ptr_ptr = symbol_get_bfdsym (fixp->fx_addsy); | |
5769 | reloc->address = fixp->fx_frag->fr_address + fixp->fx_where; | |
5770 | ||
5771 | /* Make sure none of our internal relocations make it this far. | |
5772 | They'd better have been fully resolved by this point. */ | |
5773 | assert ((int) fixp->fx_r_type > 0); | |
5774 | ||
30f725a1 | 5775 | reloc->addend = fixp->fx_offset; |
43cd72b9 | 5776 | |
e0001a05 NC |
5777 | reloc->howto = bfd_reloc_type_lookup (stdoutput, fixp->fx_r_type); |
5778 | if (reloc->howto == NULL) | |
5779 | { | |
5780 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
5781 | _("cannot represent `%s' relocation in object file"), | |
5782 | bfd_get_reloc_code_name (fixp->fx_r_type)); | |
43cd72b9 BW |
5783 | free (reloc->sym_ptr_ptr); |
5784 | free (reloc); | |
e0001a05 NC |
5785 | return NULL; |
5786 | } | |
5787 | ||
5788 | if (!fixp->fx_pcrel != !reloc->howto->pc_relative) | |
43cd72b9 BW |
5789 | as_fatal (_("internal error? cannot generate `%s' relocation"), |
5790 | bfd_get_reloc_code_name (fixp->fx_r_type)); | |
e0001a05 | 5791 | |
e0001a05 NC |
5792 | return reloc; |
5793 | } | |
5794 | ||
7fa3d080 BW |
5795 | \f |
5796 | /* Checks for resource conflicts between instructions. */ | |
5797 | ||
c138bc38 BW |
5798 | /* The func unit stuff could be implemented as bit-vectors rather |
5799 | than the iterative approach here. If it ends up being too | |
7fa3d080 BW |
5800 | slow, we will switch it. */ |
5801 | ||
c138bc38 | 5802 | resource_table * |
7fa3d080 BW |
5803 | new_resource_table (void *data, |
5804 | int cycles, | |
5805 | int nu, | |
5806 | unit_num_copies_func uncf, | |
5807 | opcode_num_units_func onuf, | |
5808 | opcode_funcUnit_use_unit_func ouuf, | |
5809 | opcode_funcUnit_use_stage_func ousf) | |
5810 | { | |
5811 | int i; | |
5812 | resource_table *rt = (resource_table *) xmalloc (sizeof (resource_table)); | |
5813 | rt->data = data; | |
5814 | rt->cycles = cycles; | |
5815 | rt->allocated_cycles = cycles; | |
5816 | rt->num_units = nu; | |
5817 | rt->unit_num_copies = uncf; | |
5818 | rt->opcode_num_units = onuf; | |
5819 | rt->opcode_unit_use = ouuf; | |
5820 | rt->opcode_unit_stage = ousf; | |
5821 | ||
0bf60745 | 5822 | rt->units = (unsigned char **) xcalloc (cycles, sizeof (unsigned char *)); |
7fa3d080 | 5823 | for (i = 0; i < cycles; i++) |
0bf60745 | 5824 | rt->units[i] = (unsigned char *) xcalloc (nu, sizeof (unsigned char)); |
7fa3d080 BW |
5825 | |
5826 | return rt; | |
5827 | } | |
5828 | ||
5829 | ||
c138bc38 | 5830 | void |
7fa3d080 BW |
5831 | clear_resource_table (resource_table *rt) |
5832 | { | |
5833 | int i, j; | |
5834 | for (i = 0; i < rt->allocated_cycles; i++) | |
5835 | for (j = 0; j < rt->num_units; j++) | |
5836 | rt->units[i][j] = 0; | |
5837 | } | |
5838 | ||
5839 | ||
5840 | /* We never shrink it, just fake it into thinking so. */ | |
5841 | ||
c138bc38 | 5842 | void |
7fa3d080 BW |
5843 | resize_resource_table (resource_table *rt, int cycles) |
5844 | { | |
5845 | int i, old_cycles; | |
5846 | ||
5847 | rt->cycles = cycles; | |
5848 | if (cycles <= rt->allocated_cycles) | |
5849 | return; | |
5850 | ||
5851 | old_cycles = rt->allocated_cycles; | |
5852 | rt->allocated_cycles = cycles; | |
5853 | ||
0bf60745 BW |
5854 | rt->units = xrealloc (rt->units, |
5855 | rt->allocated_cycles * sizeof (unsigned char *)); | |
7fa3d080 | 5856 | for (i = 0; i < old_cycles; i++) |
0bf60745 BW |
5857 | rt->units[i] = xrealloc (rt->units[i], |
5858 | rt->num_units * sizeof (unsigned char)); | |
7fa3d080 | 5859 | for (i = old_cycles; i < cycles; i++) |
0bf60745 | 5860 | rt->units[i] = xcalloc (rt->num_units, sizeof (unsigned char)); |
7fa3d080 BW |
5861 | } |
5862 | ||
5863 | ||
c138bc38 | 5864 | bfd_boolean |
7fa3d080 BW |
5865 | resources_available (resource_table *rt, xtensa_opcode opcode, int cycle) |
5866 | { | |
5867 | int i; | |
5868 | int uses = (rt->opcode_num_units) (rt->data, opcode); | |
5869 | ||
c138bc38 | 5870 | for (i = 0; i < uses; i++) |
7fa3d080 BW |
5871 | { |
5872 | xtensa_funcUnit unit = (rt->opcode_unit_use) (rt->data, opcode, i); | |
5873 | int stage = (rt->opcode_unit_stage) (rt->data, opcode, i); | |
5874 | int copies_in_use = rt->units[stage + cycle][unit]; | |
5875 | int copies = (rt->unit_num_copies) (rt->data, unit); | |
5876 | if (copies_in_use >= copies) | |
5877 | return FALSE; | |
5878 | } | |
5879 | return TRUE; | |
5880 | } | |
7fa3d080 | 5881 | |
c138bc38 BW |
5882 | |
5883 | void | |
7fa3d080 BW |
5884 | reserve_resources (resource_table *rt, xtensa_opcode opcode, int cycle) |
5885 | { | |
5886 | int i; | |
5887 | int uses = (rt->opcode_num_units) (rt->data, opcode); | |
5888 | ||
c138bc38 | 5889 | for (i = 0; i < uses; i++) |
7fa3d080 BW |
5890 | { |
5891 | xtensa_funcUnit unit = (rt->opcode_unit_use) (rt->data, opcode, i); | |
5892 | int stage = (rt->opcode_unit_stage) (rt->data, opcode, i); | |
c138bc38 BW |
5893 | /* Note that this allows resources to be oversubscribed. That's |
5894 | essential to the way the optional scheduler works. | |
7fa3d080 BW |
5895 | resources_available reports when a resource is over-subscribed, |
5896 | so it's easy to tell. */ | |
5897 | rt->units[stage + cycle][unit]++; | |
5898 | } | |
5899 | } | |
5900 | ||
5901 | ||
c138bc38 | 5902 | void |
7fa3d080 BW |
5903 | release_resources (resource_table *rt, xtensa_opcode opcode, int cycle) |
5904 | { | |
5905 | int i; | |
5906 | int uses = (rt->opcode_num_units) (rt->data, opcode); | |
5907 | ||
c138bc38 | 5908 | for (i = 0; i < uses; i++) |
7fa3d080 BW |
5909 | { |
5910 | xtensa_funcUnit unit = (rt->opcode_unit_use) (rt->data, opcode, i); | |
5911 | int stage = (rt->opcode_unit_stage) (rt->data, opcode, i); | |
0bf60745 | 5912 | assert (rt->units[stage + cycle][unit] > 0); |
7fa3d080 | 5913 | rt->units[stage + cycle][unit]--; |
7fa3d080 BW |
5914 | } |
5915 | } | |
c138bc38 | 5916 | |
7fa3d080 BW |
5917 | |
5918 | /* Wrapper functions make parameterized resource reservation | |
5919 | more convenient. */ | |
5920 | ||
c138bc38 | 5921 | int |
7fa3d080 BW |
5922 | opcode_funcUnit_use_unit (void *data, xtensa_opcode opcode, int idx) |
5923 | { | |
5924 | xtensa_funcUnit_use *use = xtensa_opcode_funcUnit_use (data, opcode, idx); | |
c138bc38 | 5925 | return use->unit; |
7fa3d080 BW |
5926 | } |
5927 | ||
5928 | ||
c138bc38 | 5929 | int |
7fa3d080 BW |
5930 | opcode_funcUnit_use_stage (void *data, xtensa_opcode opcode, int idx) |
5931 | { | |
5932 | xtensa_funcUnit_use *use = xtensa_opcode_funcUnit_use (data, opcode, idx); | |
5933 | return use->stage; | |
5934 | } | |
5935 | ||
5936 | ||
5937 | /* Note that this function does not check issue constraints, but | |
5938 | solely whether the hardware is available to execute the given | |
c138bc38 | 5939 | instructions together. It also doesn't check if the tinsns |
7fa3d080 | 5940 | write the same state, or access the same tieports. That is |
a1ace8d8 | 5941 | checked by check_t1_t2_reads_and_writes. */ |
7fa3d080 BW |
5942 | |
5943 | static bfd_boolean | |
5944 | resources_conflict (vliw_insn *vinsn) | |
5945 | { | |
5946 | int i; | |
5947 | static resource_table *rt = NULL; | |
5948 | ||
5949 | /* This is the most common case by far. Optimize it. */ | |
5950 | if (vinsn->num_slots == 1) | |
5951 | return FALSE; | |
43cd72b9 | 5952 | |
c138bc38 | 5953 | if (rt == NULL) |
7fa3d080 BW |
5954 | { |
5955 | xtensa_isa isa = xtensa_default_isa; | |
5956 | rt = new_resource_table | |
5957 | (isa, xtensa_isa_num_pipe_stages (isa), | |
5958 | xtensa_isa_num_funcUnits (isa), | |
5959 | (unit_num_copies_func) xtensa_funcUnit_num_copies, | |
5960 | (opcode_num_units_func) xtensa_opcode_num_funcUnit_uses, | |
5961 | opcode_funcUnit_use_unit, | |
5962 | opcode_funcUnit_use_stage); | |
5963 | } | |
43cd72b9 | 5964 | |
7fa3d080 | 5965 | clear_resource_table (rt); |
43cd72b9 | 5966 | |
7fa3d080 BW |
5967 | for (i = 0; i < vinsn->num_slots; i++) |
5968 | { | |
5969 | if (!resources_available (rt, vinsn->slots[i].opcode, 0)) | |
5970 | return TRUE; | |
5971 | reserve_resources (rt, vinsn->slots[i].opcode, 0); | |
5972 | } | |
e0001a05 | 5973 | |
7fa3d080 BW |
5974 | return FALSE; |
5975 | } | |
e0001a05 | 5976 | |
7fa3d080 BW |
5977 | \f |
5978 | /* finish_vinsn, emit_single_op and helper functions. */ | |
e0001a05 | 5979 | |
7fa3d080 BW |
5980 | static bfd_boolean find_vinsn_conflicts (vliw_insn *); |
5981 | static xtensa_format xg_find_narrowest_format (vliw_insn *); | |
7fa3d080 | 5982 | static void xg_assemble_vliw_tokens (vliw_insn *); |
e0001a05 NC |
5983 | |
5984 | ||
43cd72b9 BW |
5985 | /* We have reached the end of a bundle; emit into the frag. */ |
5986 | ||
e0001a05 | 5987 | static void |
7fa3d080 | 5988 | finish_vinsn (vliw_insn *vinsn) |
e0001a05 | 5989 | { |
43cd72b9 BW |
5990 | IStack slotstack; |
5991 | int i; | |
5992 | char *file_name; | |
d77b99c9 | 5993 | unsigned line; |
e0001a05 | 5994 | |
43cd72b9 | 5995 | if (find_vinsn_conflicts (vinsn)) |
a1ace8d8 BW |
5996 | { |
5997 | xg_clear_vinsn (vinsn); | |
5998 | return; | |
5999 | } | |
43cd72b9 BW |
6000 | |
6001 | /* First, find a format that works. */ | |
6002 | if (vinsn->format == XTENSA_UNDEFINED) | |
6003 | vinsn->format = xg_find_narrowest_format (vinsn); | |
6004 | ||
6005 | if (vinsn->format == XTENSA_UNDEFINED) | |
6006 | { | |
6007 | as_where (&file_name, &line); | |
6008 | as_bad_where (file_name, line, | |
6009 | _("couldn't find a valid instruction format")); | |
6010 | fprintf (stderr, _(" ops were: ")); | |
6011 | for (i = 0; i < vinsn->num_slots; i++) | |
6012 | fprintf (stderr, _(" %s;"), | |
6013 | xtensa_opcode_name (xtensa_default_isa, | |
6014 | vinsn->slots[i].opcode)); | |
6015 | fprintf (stderr, _("\n")); | |
6016 | xg_clear_vinsn (vinsn); | |
6017 | return; | |
6018 | } | |
6019 | ||
6020 | if (vinsn->num_slots | |
6021 | != xtensa_format_num_slots (xtensa_default_isa, vinsn->format)) | |
e0001a05 | 6022 | { |
43cd72b9 BW |
6023 | as_bad (_("format '%s' allows %d slots, but there are %d opcodes"), |
6024 | xtensa_format_name (xtensa_default_isa, vinsn->format), | |
6025 | xtensa_format_num_slots (xtensa_default_isa, vinsn->format), | |
6026 | vinsn->num_slots); | |
6027 | xg_clear_vinsn (vinsn); | |
6028 | return; | |
6029 | } | |
e0001a05 | 6030 | |
c138bc38 | 6031 | if (resources_conflict (vinsn)) |
43cd72b9 BW |
6032 | { |
6033 | as_where (&file_name, &line); | |
6034 | as_bad_where (file_name, line, _("illegal resource usage in bundle")); | |
6035 | fprintf (stderr, " ops were: "); | |
6036 | for (i = 0; i < vinsn->num_slots; i++) | |
6037 | fprintf (stderr, " %s;", | |
6038 | xtensa_opcode_name (xtensa_default_isa, | |
6039 | vinsn->slots[i].opcode)); | |
6040 | fprintf (stderr, "\n"); | |
6041 | xg_clear_vinsn (vinsn); | |
6042 | return; | |
6043 | } | |
6044 | ||
6045 | for (i = 0; i < vinsn->num_slots; i++) | |
6046 | { | |
6047 | if (vinsn->slots[i].opcode != XTENSA_UNDEFINED) | |
e0001a05 | 6048 | { |
43cd72b9 BW |
6049 | symbolS *lit_sym = NULL; |
6050 | int j; | |
6051 | bfd_boolean e = FALSE; | |
6052 | bfd_boolean saved_density = density_supported; | |
6053 | ||
6054 | /* We don't want to narrow ops inside multi-slot bundles. */ | |
6055 | if (vinsn->num_slots > 1) | |
6056 | density_supported = FALSE; | |
6057 | ||
6058 | istack_init (&slotstack); | |
6059 | if (vinsn->slots[i].opcode == xtensa_nop_opcode) | |
e0001a05 | 6060 | { |
43cd72b9 BW |
6061 | vinsn->slots[i].opcode = |
6062 | xtensa_format_slot_nop_opcode (xtensa_default_isa, | |
6063 | vinsn->format, i); | |
6064 | vinsn->slots[i].ntok = 0; | |
6065 | } | |
e0001a05 | 6066 | |
43cd72b9 BW |
6067 | if (xg_expand_assembly_insn (&slotstack, &vinsn->slots[i])) |
6068 | { | |
6069 | e = TRUE; | |
6070 | continue; | |
e0001a05 | 6071 | } |
e0001a05 | 6072 | |
43cd72b9 | 6073 | density_supported = saved_density; |
e0001a05 | 6074 | |
43cd72b9 BW |
6075 | if (e) |
6076 | { | |
6077 | xg_clear_vinsn (vinsn); | |
6078 | return; | |
6079 | } | |
e0001a05 | 6080 | |
0fa77c95 | 6081 | for (j = 0; j < slotstack.ninsn; j++) |
43cd72b9 BW |
6082 | { |
6083 | TInsn *insn = &slotstack.insn[j]; | |
6084 | if (insn->insn_type == ITYPE_LITERAL) | |
6085 | { | |
6086 | assert (lit_sym == NULL); | |
6087 | lit_sym = xg_assemble_literal (insn); | |
6088 | } | |
6089 | else | |
6090 | { | |
0fa77c95 | 6091 | assert (insn->insn_type == ITYPE_INSN); |
43cd72b9 BW |
6092 | if (lit_sym) |
6093 | xg_resolve_literals (insn, lit_sym); | |
0fa77c95 BW |
6094 | if (j != slotstack.ninsn - 1) |
6095 | emit_single_op (insn); | |
43cd72b9 BW |
6096 | } |
6097 | } | |
6098 | ||
6099 | if (vinsn->num_slots > 1) | |
6100 | { | |
6101 | if (opcode_fits_format_slot | |
6102 | (slotstack.insn[slotstack.ninsn - 1].opcode, | |
6103 | vinsn->format, i)) | |
6104 | { | |
6105 | vinsn->slots[i] = slotstack.insn[slotstack.ninsn - 1]; | |
6106 | } | |
6107 | else | |
6108 | { | |
b2d179be | 6109 | emit_single_op (&slotstack.insn[slotstack.ninsn - 1]); |
43cd72b9 BW |
6110 | if (vinsn->format == XTENSA_UNDEFINED) |
6111 | vinsn->slots[i].opcode = xtensa_nop_opcode; | |
6112 | else | |
c138bc38 | 6113 | vinsn->slots[i].opcode |
43cd72b9 BW |
6114 | = xtensa_format_slot_nop_opcode (xtensa_default_isa, |
6115 | vinsn->format, i); | |
6116 | ||
6117 | vinsn->slots[i].ntok = 0; | |
6118 | } | |
6119 | } | |
6120 | else | |
6121 | { | |
6122 | vinsn->slots[0] = slotstack.insn[slotstack.ninsn - 1]; | |
6123 | vinsn->format = XTENSA_UNDEFINED; | |
6124 | } | |
6125 | } | |
6126 | } | |
6127 | ||
6128 | /* Now check resource conflicts on the modified bundle. */ | |
c138bc38 | 6129 | if (resources_conflict (vinsn)) |
43cd72b9 BW |
6130 | { |
6131 | as_where (&file_name, &line); | |
6132 | as_bad_where (file_name, line, _("illegal resource usage in bundle")); | |
6133 | fprintf (stderr, " ops were: "); | |
6134 | for (i = 0; i < vinsn->num_slots; i++) | |
6135 | fprintf (stderr, " %s;", | |
6136 | xtensa_opcode_name (xtensa_default_isa, | |
6137 | vinsn->slots[i].opcode)); | |
6138 | fprintf (stderr, "\n"); | |
6139 | xg_clear_vinsn (vinsn); | |
6140 | return; | |
6141 | } | |
6142 | ||
6143 | /* First, find a format that works. */ | |
6144 | if (vinsn->format == XTENSA_UNDEFINED) | |
6145 | vinsn->format = xg_find_narrowest_format (vinsn); | |
6146 | ||
6147 | xg_assemble_vliw_tokens (vinsn); | |
6148 | ||
6149 | xg_clear_vinsn (vinsn); | |
6150 | } | |
6151 | ||
6152 | ||
6153 | /* Given an vliw instruction, what conflicts are there in register | |
6154 | usage and in writes to states and queues? | |
6155 | ||
6156 | This function does two things: | |
6157 | 1. Reports an error when a vinsn contains illegal combinations | |
6158 | of writes to registers states or queues. | |
6159 | 2. Marks individual tinsns as not relaxable if the combination | |
6160 | contains antidependencies. | |
6161 | ||
6162 | Job 2 handles things like swap semantics in instructions that need | |
6163 | to be relaxed. For example, | |
6164 | ||
6165 | addi a0, a1, 100000 | |
6166 | ||
6167 | normally would be relaxed to | |
6168 | ||
6169 | l32r a0, some_label | |
6170 | add a0, a1, a0 | |
6171 | ||
6172 | _but_, if the above instruction is bundled with an a0 reader, e.g., | |
6173 | ||
6174 | { addi a0, a1, 10000 ; add a2, a0, a4 ; } | |
6175 | ||
6176 | then we can't relax it into | |
6177 | ||
6178 | l32r a0, some_label | |
6179 | { add a0, a1, a0 ; add a2, a0, a4 ; } | |
6180 | ||
6181 | because the value of a0 is trashed before the second add can read it. */ | |
6182 | ||
7fa3d080 BW |
6183 | static char check_t1_t2_reads_and_writes (TInsn *, TInsn *); |
6184 | ||
43cd72b9 | 6185 | static bfd_boolean |
7fa3d080 | 6186 | find_vinsn_conflicts (vliw_insn *vinsn) |
43cd72b9 BW |
6187 | { |
6188 | int i, j; | |
6189 | int branches = 0; | |
6190 | xtensa_isa isa = xtensa_default_isa; | |
6191 | ||
6192 | assert (!past_xtensa_end); | |
6193 | ||
6194 | for (i = 0 ; i < vinsn->num_slots; i++) | |
6195 | { | |
6196 | TInsn *op1 = &vinsn->slots[i]; | |
6197 | if (op1->is_specific_opcode) | |
6198 | op1->keep_wide = TRUE; | |
6199 | else | |
6200 | op1->keep_wide = FALSE; | |
6201 | } | |
6202 | ||
6203 | for (i = 0 ; i < vinsn->num_slots; i++) | |
6204 | { | |
6205 | TInsn *op1 = &vinsn->slots[i]; | |
6206 | ||
6207 | if (xtensa_opcode_is_branch (isa, op1->opcode) == 1) | |
6208 | branches++; | |
6209 | ||
6210 | for (j = 0; j < vinsn->num_slots; j++) | |
6211 | { | |
6212 | if (i != j) | |
6213 | { | |
6214 | TInsn *op2 = &vinsn->slots[j]; | |
6215 | char conflict_type = check_t1_t2_reads_and_writes (op1, op2); | |
6216 | switch (conflict_type) | |
6217 | { | |
6218 | case 'c': | |
6219 | as_bad (_("opcodes '%s' (slot %d) and '%s' (slot %d) write the same register"), | |
6220 | xtensa_opcode_name (isa, op1->opcode), i, | |
6221 | xtensa_opcode_name (isa, op2->opcode), j); | |
6222 | return TRUE; | |
6223 | case 'd': | |
6224 | as_bad (_("opcodes '%s' (slot %d) and '%s' (slot %d) write the same state"), | |
6225 | xtensa_opcode_name (isa, op1->opcode), i, | |
6226 | xtensa_opcode_name (isa, op2->opcode), j); | |
6227 | return TRUE; | |
6228 | case 'e': | |
53dfbcc7 | 6229 | as_bad (_("opcodes '%s' (slot %d) and '%s' (slot %d) write the same port"), |
43cd72b9 BW |
6230 | xtensa_opcode_name (isa, op1->opcode), i, |
6231 | xtensa_opcode_name (isa, op2->opcode), j); | |
6232 | return TRUE; | |
6233 | case 'f': | |
53dfbcc7 | 6234 | as_bad (_("opcodes '%s' (slot %d) and '%s' (slot %d) both have volatile port accesses"), |
43cd72b9 BW |
6235 | xtensa_opcode_name (isa, op1->opcode), i, |
6236 | xtensa_opcode_name (isa, op2->opcode), j); | |
6237 | return TRUE; | |
6238 | default: | |
6239 | /* Everything is OK. */ | |
6240 | break; | |
6241 | } | |
6242 | op2->is_specific_opcode = (op2->is_specific_opcode | |
6243 | || conflict_type == 'a'); | |
6244 | } | |
6245 | } | |
6246 | } | |
6247 | ||
6248 | if (branches > 1) | |
6249 | { | |
6250 | as_bad (_("multiple branches or jumps in the same bundle")); | |
6251 | return TRUE; | |
6252 | } | |
6253 | ||
6254 | return FALSE; | |
6255 | } | |
6256 | ||
6257 | ||
a1ace8d8 | 6258 | /* Check how the state used by t1 and t2 relate. |
43cd72b9 BW |
6259 | Cases found are: |
6260 | ||
6261 | case A: t1 reads a register t2 writes (an antidependency within a bundle) | |
6262 | case B: no relationship between what is read and written (both could | |
6263 | read the same reg though) | |
c138bc38 | 6264 | case C: t1 writes a register t2 writes (a register conflict within a |
43cd72b9 BW |
6265 | bundle) |
6266 | case D: t1 writes a state that t2 also writes | |
6267 | case E: t1 writes a tie queue that t2 also writes | |
a1ace8d8 | 6268 | case F: two volatile queue accesses |
43cd72b9 BW |
6269 | */ |
6270 | ||
6271 | static char | |
7fa3d080 | 6272 | check_t1_t2_reads_and_writes (TInsn *t1, TInsn *t2) |
43cd72b9 BW |
6273 | { |
6274 | xtensa_isa isa = xtensa_default_isa; | |
6275 | xtensa_regfile t1_regfile, t2_regfile; | |
6276 | int t1_reg, t2_reg; | |
6277 | int t1_base_reg, t1_last_reg; | |
6278 | int t2_base_reg, t2_last_reg; | |
6279 | char t1_inout, t2_inout; | |
6280 | int i, j; | |
6281 | char conflict = 'b'; | |
6282 | int t1_states; | |
6283 | int t2_states; | |
6284 | int t1_interfaces; | |
6285 | int t2_interfaces; | |
6286 | bfd_boolean t1_volatile = FALSE; | |
6287 | bfd_boolean t2_volatile = FALSE; | |
6288 | ||
6289 | /* Check registers. */ | |
6290 | for (j = 0; j < t2->ntok; j++) | |
6291 | { | |
6292 | if (xtensa_operand_is_register (isa, t2->opcode, j) != 1) | |
6293 | continue; | |
6294 | ||
6295 | t2_regfile = xtensa_operand_regfile (isa, t2->opcode, j); | |
6296 | t2_base_reg = t2->tok[j].X_add_number; | |
6297 | t2_last_reg = t2_base_reg + xtensa_operand_num_regs (isa, t2->opcode, j); | |
6298 | ||
6299 | for (i = 0; i < t1->ntok; i++) | |
6300 | { | |
6301 | if (xtensa_operand_is_register (isa, t1->opcode, i) != 1) | |
6302 | continue; | |
6303 | ||
6304 | t1_regfile = xtensa_operand_regfile (isa, t1->opcode, i); | |
6305 | ||
6306 | if (t1_regfile != t2_regfile) | |
6307 | continue; | |
6308 | ||
6309 | t1_inout = xtensa_operand_inout (isa, t1->opcode, i); | |
6310 | t2_inout = xtensa_operand_inout (isa, t2->opcode, j); | |
6311 | ||
6312 | if (xtensa_operand_is_known_reg (isa, t1->opcode, i) == 0 | |
6313 | || xtensa_operand_is_known_reg (isa, t2->opcode, j) == 0) | |
6314 | { | |
6315 | if (t1_inout == 'm' || t1_inout == 'o' | |
6316 | || t2_inout == 'm' || t2_inout == 'o') | |
6317 | { | |
6318 | conflict = 'a'; | |
6319 | continue; | |
6320 | } | |
6321 | } | |
6322 | ||
6323 | t1_base_reg = t1->tok[i].X_add_number; | |
6324 | t1_last_reg = (t1_base_reg | |
6325 | + xtensa_operand_num_regs (isa, t1->opcode, i)); | |
6326 | ||
6327 | for (t1_reg = t1_base_reg; t1_reg < t1_last_reg; t1_reg++) | |
6328 | { | |
6329 | for (t2_reg = t2_base_reg; t2_reg < t2_last_reg; t2_reg++) | |
6330 | { | |
6331 | if (t1_reg != t2_reg) | |
6332 | continue; | |
6333 | ||
6334 | if (t2_inout == 'i' && (t1_inout == 'm' || t1_inout == 'o')) | |
7fa3d080 BW |
6335 | { |
6336 | conflict = 'a'; | |
6337 | continue; | |
6338 | } | |
43cd72b9 | 6339 | |
7fa3d080 BW |
6340 | if (t1_inout == 'i' && (t2_inout == 'm' || t2_inout == 'o')) |
6341 | { | |
6342 | conflict = 'a'; | |
6343 | continue; | |
6344 | } | |
43cd72b9 | 6345 | |
7fa3d080 BW |
6346 | if (t1_inout != 'i' && t2_inout != 'i') |
6347 | return 'c'; | |
6348 | } | |
6349 | } | |
6350 | } | |
6351 | } | |
43cd72b9 | 6352 | |
7fa3d080 BW |
6353 | /* Check states. */ |
6354 | t1_states = xtensa_opcode_num_stateOperands (isa, t1->opcode); | |
6355 | t2_states = xtensa_opcode_num_stateOperands (isa, t2->opcode); | |
6356 | for (j = 0; j < t2_states; j++) | |
43cd72b9 | 6357 | { |
7fa3d080 BW |
6358 | xtensa_state t2_so = xtensa_stateOperand_state (isa, t2->opcode, j); |
6359 | t2_inout = xtensa_stateOperand_inout (isa, t2->opcode, j); | |
6360 | for (i = 0; i < t1_states; i++) | |
6361 | { | |
6362 | xtensa_state t1_so = xtensa_stateOperand_state (isa, t1->opcode, i); | |
6363 | t1_inout = xtensa_stateOperand_inout (isa, t1->opcode, i); | |
c138bc38 | 6364 | if (t1_so != t2_so) |
7fa3d080 | 6365 | continue; |
43cd72b9 | 6366 | |
7fa3d080 BW |
6367 | if (t2_inout == 'i' && (t1_inout == 'm' || t1_inout == 'o')) |
6368 | { | |
6369 | conflict = 'a'; | |
6370 | continue; | |
6371 | } | |
c138bc38 | 6372 | |
7fa3d080 BW |
6373 | if (t1_inout == 'i' && (t2_inout == 'm' || t2_inout == 'o')) |
6374 | { | |
6375 | conflict = 'a'; | |
6376 | continue; | |
6377 | } | |
c138bc38 | 6378 | |
7fa3d080 BW |
6379 | if (t1_inout != 'i' && t2_inout != 'i') |
6380 | return 'd'; | |
c138bc38 | 6381 | } |
7fa3d080 | 6382 | } |
43cd72b9 | 6383 | |
7fa3d080 BW |
6384 | /* Check tieports. */ |
6385 | t1_interfaces = xtensa_opcode_num_interfaceOperands (isa, t1->opcode); | |
6386 | t2_interfaces = xtensa_opcode_num_interfaceOperands (isa, t2->opcode); | |
c138bc38 | 6387 | for (j = 0; j < t2_interfaces; j++) |
43cd72b9 | 6388 | { |
7fa3d080 BW |
6389 | xtensa_interface t2_int |
6390 | = xtensa_interfaceOperand_interface (isa, t2->opcode, j); | |
a1ace8d8 BW |
6391 | int t2_class = xtensa_interface_class_id (isa, t2_int); |
6392 | ||
53dfbcc7 | 6393 | t2_inout = xtensa_interface_inout (isa, t2_int); |
a1ace8d8 | 6394 | if (xtensa_interface_has_side_effect (isa, t2_int) == 1) |
7fa3d080 | 6395 | t2_volatile = TRUE; |
a1ace8d8 | 6396 | |
7fa3d080 BW |
6397 | for (i = 0; i < t1_interfaces; i++) |
6398 | { | |
6399 | xtensa_interface t1_int | |
6400 | = xtensa_interfaceOperand_interface (isa, t1->opcode, j); | |
2eccd1b4 | 6401 | int t1_class = xtensa_interface_class_id (isa, t1_int); |
a1ace8d8 | 6402 | |
53dfbcc7 | 6403 | t1_inout = xtensa_interface_inout (isa, t1_int); |
a1ace8d8 | 6404 | if (xtensa_interface_has_side_effect (isa, t1_int) == 1) |
7fa3d080 | 6405 | t1_volatile = TRUE; |
a1ace8d8 BW |
6406 | |
6407 | if (t1_volatile && t2_volatile && (t1_class == t2_class)) | |
6408 | return 'f'; | |
c138bc38 | 6409 | |
7fa3d080 BW |
6410 | if (t1_int != t2_int) |
6411 | continue; | |
c138bc38 | 6412 | |
7fa3d080 BW |
6413 | if (t2_inout == 'i' && t1_inout == 'o') |
6414 | { | |
6415 | conflict = 'a'; | |
6416 | continue; | |
6417 | } | |
c138bc38 | 6418 | |
7fa3d080 BW |
6419 | if (t1_inout == 'i' && t2_inout == 'o') |
6420 | { | |
6421 | conflict = 'a'; | |
6422 | continue; | |
6423 | } | |
c138bc38 | 6424 | |
7fa3d080 BW |
6425 | if (t1_inout != 'i' && t2_inout != 'i') |
6426 | return 'e'; | |
6427 | } | |
43cd72b9 | 6428 | } |
c138bc38 | 6429 | |
7fa3d080 | 6430 | return conflict; |
43cd72b9 BW |
6431 | } |
6432 | ||
6433 | ||
6434 | static xtensa_format | |
7fa3d080 | 6435 | xg_find_narrowest_format (vliw_insn *vinsn) |
43cd72b9 BW |
6436 | { |
6437 | /* Right now we assume that the ops within the vinsn are properly | |
6438 | ordered for the slots that the programmer wanted them in. In | |
6439 | other words, we don't rearrange the ops in hopes of finding a | |
6440 | better format. The scheduler handles that. */ | |
6441 | ||
6442 | xtensa_isa isa = xtensa_default_isa; | |
6443 | xtensa_format format; | |
6444 | vliw_insn v_copy = *vinsn; | |
6445 | xtensa_opcode nop_opcode = xtensa_nop_opcode; | |
6446 | ||
65738a7d BW |
6447 | if (vinsn->num_slots == 1) |
6448 | return xg_get_single_format (vinsn->slots[0].opcode); | |
6449 | ||
43cd72b9 BW |
6450 | for (format = 0; format < xtensa_isa_num_formats (isa); format++) |
6451 | { | |
6452 | v_copy = *vinsn; | |
6453 | if (xtensa_format_num_slots (isa, format) == v_copy.num_slots) | |
6454 | { | |
6455 | int slot; | |
6456 | int fit = 0; | |
6457 | for (slot = 0; slot < v_copy.num_slots; slot++) | |
6458 | { | |
6459 | if (v_copy.slots[slot].opcode == nop_opcode) | |
6460 | { | |
6461 | v_copy.slots[slot].opcode = | |
6462 | xtensa_format_slot_nop_opcode (isa, format, slot); | |
6463 | v_copy.slots[slot].ntok = 0; | |
6464 | } | |
6465 | ||
6466 | if (opcode_fits_format_slot (v_copy.slots[slot].opcode, | |
6467 | format, slot)) | |
6468 | fit++; | |
7fa3d080 | 6469 | else if (v_copy.num_slots > 1) |
43cd72b9 | 6470 | { |
7fa3d080 BW |
6471 | TInsn widened; |
6472 | /* Try the widened version. */ | |
6473 | if (!v_copy.slots[slot].keep_wide | |
6474 | && !v_copy.slots[slot].is_specific_opcode | |
84b08ed9 BW |
6475 | && xg_is_single_relaxable_insn (&v_copy.slots[slot], |
6476 | &widened, TRUE) | |
7fa3d080 BW |
6477 | && opcode_fits_format_slot (widened.opcode, |
6478 | format, slot)) | |
43cd72b9 | 6479 | { |
7fa3d080 BW |
6480 | v_copy.slots[slot] = widened; |
6481 | fit++; | |
43cd72b9 BW |
6482 | } |
6483 | } | |
6484 | } | |
6485 | if (fit == v_copy.num_slots) | |
6486 | { | |
6487 | *vinsn = v_copy; | |
6488 | xtensa_format_encode (isa, format, vinsn->insnbuf); | |
6489 | vinsn->format = format; | |
6490 | break; | |
6491 | } | |
6492 | } | |
6493 | } | |
6494 | ||
6495 | if (format == xtensa_isa_num_formats (isa)) | |
6496 | return XTENSA_UNDEFINED; | |
6497 | ||
6498 | return format; | |
6499 | } | |
6500 | ||
6501 | ||
6502 | /* Return the additional space needed in a frag | |
6503 | for possible relaxations of any ops in a VLIW insn. | |
6504 | Also fill out the relaxations that might be required of | |
6505 | each tinsn in the vinsn. */ | |
6506 | ||
6507 | static int | |
e7da6241 | 6508 | relaxation_requirements (vliw_insn *vinsn, bfd_boolean *pfinish_frag) |
43cd72b9 | 6509 | { |
e7da6241 | 6510 | bfd_boolean finish_frag = FALSE; |
43cd72b9 BW |
6511 | int extra_space = 0; |
6512 | int slot; | |
6513 | ||
6514 | for (slot = 0; slot < vinsn->num_slots; slot++) | |
6515 | { | |
6516 | TInsn *tinsn = &vinsn->slots[slot]; | |
6517 | if (!tinsn_has_symbolic_operands (tinsn)) | |
6518 | { | |
6519 | /* A narrow instruction could be widened later to help | |
6520 | alignment issues. */ | |
84b08ed9 | 6521 | if (xg_is_single_relaxable_insn (tinsn, 0, TRUE) |
43cd72b9 BW |
6522 | && !tinsn->is_specific_opcode |
6523 | && vinsn->num_slots == 1) | |
6524 | { | |
6525 | /* Difference in bytes between narrow and wide insns... */ | |
6526 | extra_space += 1; | |
6527 | tinsn->subtype = RELAX_NARROW; | |
43cd72b9 BW |
6528 | } |
6529 | } | |
6530 | else | |
6531 | { | |
b08b5071 BW |
6532 | if (workaround_b_j_loop_end |
6533 | && tinsn->opcode == xtensa_jx_opcode | |
43cd72b9 BW |
6534 | && use_transform ()) |
6535 | { | |
6536 | /* Add 2 of these. */ | |
6537 | extra_space += 3; /* for the nop size */ | |
6538 | tinsn->subtype = RELAX_ADD_NOP_IF_PRE_LOOP_END; | |
6539 | } | |
c138bc38 | 6540 | |
43cd72b9 BW |
6541 | /* Need to assemble it with space for the relocation. */ |
6542 | if (xg_is_relaxable_insn (tinsn, 0) | |
6543 | && !tinsn->is_specific_opcode) | |
6544 | { | |
6545 | int max_size = xg_get_max_insn_widen_size (tinsn->opcode); | |
6546 | int max_literal_size = | |
6547 | xg_get_max_insn_widen_literal_size (tinsn->opcode); | |
c138bc38 | 6548 | |
43cd72b9 | 6549 | tinsn->literal_space = max_literal_size; |
c138bc38 | 6550 | |
43cd72b9 | 6551 | tinsn->subtype = RELAX_IMMED; |
43cd72b9 BW |
6552 | extra_space += max_size; |
6553 | } | |
6554 | else | |
6555 | { | |
e7da6241 BW |
6556 | /* A fix record will be added for this instruction prior |
6557 | to relaxation, so make it end the frag. */ | |
6558 | finish_frag = TRUE; | |
43cd72b9 BW |
6559 | } |
6560 | } | |
6561 | } | |
e7da6241 | 6562 | *pfinish_frag = finish_frag; |
43cd72b9 BW |
6563 | return extra_space; |
6564 | } | |
6565 | ||
6566 | ||
6567 | static void | |
b2d179be | 6568 | bundle_tinsn (TInsn *tinsn, vliw_insn *vinsn) |
43cd72b9 BW |
6569 | { |
6570 | xtensa_isa isa = xtensa_default_isa; | |
b2d179be | 6571 | int slot, chosen_slot; |
43cd72b9 | 6572 | |
b2d179be BW |
6573 | vinsn->format = xg_get_single_format (tinsn->opcode); |
6574 | assert (vinsn->format != XTENSA_UNDEFINED); | |
6575 | vinsn->num_slots = xtensa_format_num_slots (isa, vinsn->format); | |
43cd72b9 | 6576 | |
b2d179be BW |
6577 | chosen_slot = xg_get_single_slot (tinsn->opcode); |
6578 | for (slot = 0; slot < vinsn->num_slots; slot++) | |
43cd72b9 | 6579 | { |
b2d179be BW |
6580 | if (slot == chosen_slot) |
6581 | vinsn->slots[slot] = *tinsn; | |
6582 | else | |
6583 | { | |
6584 | vinsn->slots[slot].opcode = | |
6585 | xtensa_format_slot_nop_opcode (isa, vinsn->format, slot); | |
6586 | vinsn->slots[slot].ntok = 0; | |
6587 | vinsn->slots[slot].insn_type = ITYPE_INSN; | |
6588 | } | |
43cd72b9 | 6589 | } |
43cd72b9 BW |
6590 | } |
6591 | ||
6592 | ||
6593 | static bfd_boolean | |
7fa3d080 | 6594 | emit_single_op (TInsn *orig_insn) |
43cd72b9 BW |
6595 | { |
6596 | int i; | |
6597 | IStack istack; /* put instructions into here */ | |
6598 | symbolS *lit_sym = NULL; | |
6599 | symbolS *label_sym = NULL; | |
6600 | ||
6601 | istack_init (&istack); | |
6602 | ||
6603 | /* Special-case for "movi aX, foo" which is guaranteed to need relaxing. | |
c138bc38 BW |
6604 | Because the scheduling and bundling characteristics of movi and |
6605 | l32r or const16 are so different, we can do much better if we relax | |
43cd72b9 | 6606 | it prior to scheduling and bundling, rather than after. */ |
c138bc38 | 6607 | if ((orig_insn->opcode == xtensa_movi_opcode |
b08b5071 BW |
6608 | || orig_insn->opcode == xtensa_movi_n_opcode) |
6609 | && !cur_vinsn.inside_bundle | |
43cd72b9 | 6610 | && (orig_insn->tok[1].X_op == O_symbol |
482fd9f9 BW |
6611 | || orig_insn->tok[1].X_op == O_pltrel) |
6612 | && !orig_insn->is_specific_opcode && use_transform ()) | |
43cd72b9 BW |
6613 | xg_assembly_relax (&istack, orig_insn, now_seg, frag_now, 0, 1, 0); |
6614 | else | |
6615 | if (xg_expand_assembly_insn (&istack, orig_insn)) | |
6616 | return TRUE; | |
6617 | ||
6618 | for (i = 0; i < istack.ninsn; i++) | |
6619 | { | |
6620 | TInsn *insn = &istack.insn[i]; | |
c138bc38 | 6621 | switch (insn->insn_type) |
43cd72b9 BW |
6622 | { |
6623 | case ITYPE_LITERAL: | |
6624 | assert (lit_sym == NULL); | |
6625 | lit_sym = xg_assemble_literal (insn); | |
6626 | break; | |
6627 | case ITYPE_LABEL: | |
6628 | { | |
6629 | static int relaxed_sym_idx = 0; | |
6630 | char *label = xmalloc (strlen (FAKE_LABEL_NAME) + 12); | |
6631 | sprintf (label, "%s_rl_%x", FAKE_LABEL_NAME, relaxed_sym_idx++); | |
6632 | colon (label); | |
6633 | assert (label_sym == NULL); | |
6634 | label_sym = symbol_find_or_make (label); | |
6635 | assert (label_sym); | |
6636 | free (label); | |
6637 | } | |
6638 | break; | |
6639 | case ITYPE_INSN: | |
b2d179be BW |
6640 | { |
6641 | vliw_insn v; | |
6642 | if (lit_sym) | |
6643 | xg_resolve_literals (insn, lit_sym); | |
6644 | if (label_sym) | |
6645 | xg_resolve_labels (insn, label_sym); | |
6646 | xg_init_vinsn (&v); | |
6647 | bundle_tinsn (insn, &v); | |
6648 | finish_vinsn (&v); | |
6649 | xg_free_vinsn (&v); | |
6650 | } | |
43cd72b9 BW |
6651 | break; |
6652 | default: | |
6653 | assert (0); | |
6654 | break; | |
6655 | } | |
6656 | } | |
6657 | return FALSE; | |
6658 | } | |
6659 | ||
6660 | ||
34e41783 BW |
6661 | static int |
6662 | total_frag_text_expansion (fragS *fragP) | |
6663 | { | |
6664 | int slot; | |
6665 | int total_expansion = 0; | |
6666 | ||
6667 | for (slot = 0; slot < MAX_SLOTS; slot++) | |
6668 | total_expansion += fragP->tc_frag_data.text_expansion[slot]; | |
6669 | ||
6670 | return total_expansion; | |
6671 | } | |
6672 | ||
6673 | ||
43cd72b9 BW |
6674 | /* Emit a vliw instruction to the current fragment. */ |
6675 | ||
7fa3d080 BW |
6676 | static void |
6677 | xg_assemble_vliw_tokens (vliw_insn *vinsn) | |
43cd72b9 | 6678 | { |
e7da6241 | 6679 | bfd_boolean finish_frag; |
43cd72b9 BW |
6680 | bfd_boolean is_jump = FALSE; |
6681 | bfd_boolean is_branch = FALSE; | |
6682 | xtensa_isa isa = xtensa_default_isa; | |
43cd72b9 BW |
6683 | int insn_size; |
6684 | int extra_space; | |
6685 | char *f = NULL; | |
6686 | int slot; | |
b224e962 BW |
6687 | struct dwarf2_line_info debug_line; |
6688 | bfd_boolean loc_directive_seen = FALSE; | |
6689 | TInsn *tinsn; | |
43cd72b9 | 6690 | |
b224e962 | 6691 | memset (&debug_line, 0, sizeof (struct dwarf2_line_info)); |
43cd72b9 BW |
6692 | |
6693 | if (generating_literals) | |
6694 | { | |
6695 | static int reported = 0; | |
6696 | if (reported < 4) | |
6697 | as_bad_where (frag_now->fr_file, frag_now->fr_line, | |
6698 | _("cannot assemble into a literal fragment")); | |
6699 | if (reported == 3) | |
6700 | as_bad (_("...")); | |
6701 | reported++; | |
6702 | return; | |
6703 | } | |
6704 | ||
6705 | if (frag_now_fix () != 0 | |
b08b5071 | 6706 | && (! frag_now->tc_frag_data.is_insn |
43cd72b9 | 6707 | || (vinsn_has_specific_opcodes (vinsn) && use_transform ()) |
b08b5071 | 6708 | || !use_transform () != frag_now->tc_frag_data.is_no_transform |
7c834684 BW |
6709 | || (directive_state[directive_longcalls] |
6710 | != frag_now->tc_frag_data.use_longcalls) | |
43cd72b9 BW |
6711 | || (directive_state[directive_absolute_literals] |
6712 | != frag_now->tc_frag_data.use_absolute_literals))) | |
6713 | { | |
6714 | frag_wane (frag_now); | |
6715 | frag_new (0); | |
6716 | xtensa_set_frag_assembly_state (frag_now); | |
6717 | } | |
6718 | ||
6719 | if (workaround_a0_b_retw | |
6720 | && vinsn->num_slots == 1 | |
6721 | && (get_last_insn_flags (now_seg, now_subseg) & FLAG_IS_A0_WRITER) != 0 | |
6722 | && xtensa_opcode_is_branch (isa, vinsn->slots[0].opcode) == 1 | |
6723 | && use_transform ()) | |
6724 | { | |
6725 | has_a0_b_retw = TRUE; | |
6726 | ||
6727 | /* Mark this fragment with the special RELAX_ADD_NOP_IF_A0_B_RETW. | |
6728 | After the first assembly pass we will check all of them and | |
6729 | add a nop if needed. */ | |
6730 | frag_now->tc_frag_data.is_insn = TRUE; | |
6731 | frag_var (rs_machine_dependent, 4, 4, | |
6732 | RELAX_ADD_NOP_IF_A0_B_RETW, | |
6733 | frag_now->fr_symbol, | |
6734 | frag_now->fr_offset, | |
6735 | NULL); | |
6736 | xtensa_set_frag_assembly_state (frag_now); | |
6737 | frag_now->tc_frag_data.is_insn = TRUE; | |
6738 | frag_var (rs_machine_dependent, 4, 4, | |
6739 | RELAX_ADD_NOP_IF_A0_B_RETW, | |
6740 | frag_now->fr_symbol, | |
6741 | frag_now->fr_offset, | |
6742 | NULL); | |
6743 | xtensa_set_frag_assembly_state (frag_now); | |
6744 | } | |
6745 | ||
b224e962 | 6746 | for (slot = 0; slot < vinsn->num_slots; slot++) |
43cd72b9 | 6747 | { |
b224e962 BW |
6748 | tinsn = &vinsn->slots[slot]; |
6749 | ||
43cd72b9 | 6750 | /* See if the instruction implies an aligned section. */ |
b224e962 | 6751 | if (xtensa_opcode_is_loop (isa, tinsn->opcode) == 1) |
43cd72b9 | 6752 | record_alignment (now_seg, 2); |
c138bc38 | 6753 | |
b224e962 BW |
6754 | /* Determine the best line number for debug info. */ |
6755 | if ((tinsn->loc_directive_seen || !loc_directive_seen) | |
6756 | && (tinsn->debug_line.filenum != debug_line.filenum | |
6757 | || tinsn->debug_line.line < debug_line.line | |
6758 | || tinsn->debug_line.column < debug_line.column)) | |
6759 | debug_line = tinsn->debug_line; | |
6760 | if (tinsn->loc_directive_seen) | |
6761 | loc_directive_seen = TRUE; | |
43cd72b9 BW |
6762 | } |
6763 | ||
6764 | /* Special cases for instructions that force an alignment... */ | |
6765 | /* None of these opcodes are bundle-able. */ | |
6766 | if (xtensa_opcode_is_loop (isa, vinsn->slots[0].opcode) == 1) | |
6767 | { | |
d77b99c9 | 6768 | int max_fill; |
c138bc38 | 6769 | |
05d58145 BW |
6770 | /* Remember the symbol that marks the end of the loop in the frag |
6771 | that marks the start of the loop. This way we can easily find | |
6772 | the end of the loop at the beginning, without adding special code | |
6773 | to mark the loop instructions themselves. */ | |
6774 | symbolS *target_sym = NULL; | |
6775 | if (vinsn->slots[0].tok[1].X_op == O_symbol) | |
6776 | target_sym = vinsn->slots[0].tok[1].X_add_symbol; | |
6777 | ||
43cd72b9 BW |
6778 | xtensa_set_frag_assembly_state (frag_now); |
6779 | frag_now->tc_frag_data.is_insn = TRUE; | |
c138bc38 | 6780 | |
43cd72b9 BW |
6781 | max_fill = get_text_align_max_fill_size |
6782 | (get_text_align_power (xtensa_fetch_width), | |
6783 | TRUE, frag_now->tc_frag_data.is_no_density); | |
6784 | ||
6785 | if (use_transform ()) | |
6786 | frag_var (rs_machine_dependent, max_fill, max_fill, | |
05d58145 | 6787 | RELAX_ALIGN_NEXT_OPCODE, target_sym, 0, NULL); |
43cd72b9 | 6788 | else |
c138bc38 | 6789 | frag_var (rs_machine_dependent, 0, 0, |
05d58145 | 6790 | RELAX_CHECK_ALIGN_NEXT_OPCODE, target_sym, 0, NULL); |
43cd72b9 | 6791 | xtensa_set_frag_assembly_state (frag_now); |
43cd72b9 BW |
6792 | } |
6793 | ||
b08b5071 | 6794 | if (vinsn->slots[0].opcode == xtensa_entry_opcode |
43cd72b9 BW |
6795 | && !vinsn->slots[0].is_specific_opcode) |
6796 | { | |
6797 | xtensa_mark_literal_pool_location (); | |
c3ea6048 | 6798 | xtensa_move_labels (frag_now, 0); |
43cd72b9 BW |
6799 | frag_var (rs_align_test, 1, 1, 0, NULL, 2, NULL); |
6800 | } | |
6801 | ||
6802 | if (vinsn->num_slots == 1) | |
6803 | { | |
6804 | if (workaround_a0_b_retw && use_transform ()) | |
6805 | set_last_insn_flags (now_seg, now_subseg, FLAG_IS_A0_WRITER, | |
6806 | is_register_writer (&vinsn->slots[0], "a", 0)); | |
6807 | ||
6808 | set_last_insn_flags (now_seg, now_subseg, FLAG_IS_BAD_LOOPEND, | |
6809 | is_bad_loopend_opcode (&vinsn->slots[0])); | |
6810 | } | |
6811 | else | |
6812 | set_last_insn_flags (now_seg, now_subseg, FLAG_IS_BAD_LOOPEND, FALSE); | |
6813 | ||
6814 | insn_size = xtensa_format_length (isa, vinsn->format); | |
6815 | ||
e7da6241 | 6816 | extra_space = relaxation_requirements (vinsn, &finish_frag); |
43cd72b9 BW |
6817 | |
6818 | /* vinsn_to_insnbuf will produce the error. */ | |
6819 | if (vinsn->format != XTENSA_UNDEFINED) | |
6820 | { | |
d77b99c9 | 6821 | f = frag_more (insn_size + extra_space); |
43cd72b9 BW |
6822 | xtensa_set_frag_assembly_state (frag_now); |
6823 | frag_now->tc_frag_data.is_insn = TRUE; | |
6824 | } | |
6825 | ||
e7da6241 | 6826 | vinsn_to_insnbuf (vinsn, f, frag_now, FALSE); |
43cd72b9 BW |
6827 | if (vinsn->format == XTENSA_UNDEFINED) |
6828 | return; | |
6829 | ||
d77b99c9 | 6830 | xtensa_insnbuf_to_chars (isa, vinsn->insnbuf, (unsigned char *) f, 0); |
c138bc38 | 6831 | |
b224e962 BW |
6832 | if (debug_type == DEBUG_DWARF2 || loc_directive_seen) |
6833 | dwarf2_gen_line_info (frag_now_fix () - (insn_size + extra_space), | |
6834 | &debug_line); | |
43cd72b9 BW |
6835 | |
6836 | for (slot = 0; slot < vinsn->num_slots; slot++) | |
6837 | { | |
b224e962 | 6838 | tinsn = &vinsn->slots[slot]; |
43cd72b9 | 6839 | frag_now->tc_frag_data.slot_subtypes[slot] = tinsn->subtype; |
7c834684 | 6840 | frag_now->tc_frag_data.slot_symbols[slot] = tinsn->symbol; |
7c834684 | 6841 | frag_now->tc_frag_data.slot_offsets[slot] = tinsn->offset; |
43cd72b9 BW |
6842 | frag_now->tc_frag_data.literal_frags[slot] = tinsn->literal_frag; |
6843 | if (tinsn->literal_space != 0) | |
6844 | xg_assemble_literal_space (tinsn->literal_space, slot); | |
6845 | ||
6846 | if (tinsn->subtype == RELAX_NARROW) | |
6847 | assert (vinsn->num_slots == 1); | |
6848 | if (xtensa_opcode_is_jump (isa, tinsn->opcode) == 1) | |
6849 | is_jump = TRUE; | |
6850 | if (xtensa_opcode_is_branch (isa, tinsn->opcode) == 1) | |
6851 | is_branch = TRUE; | |
6852 | ||
e7da6241 BW |
6853 | if (tinsn->subtype || tinsn->symbol || tinsn->offset |
6854 | || tinsn->literal_frag || is_jump || is_branch) | |
43cd72b9 BW |
6855 | finish_frag = TRUE; |
6856 | } | |
6857 | ||
6858 | if (vinsn_has_specific_opcodes (vinsn) && use_transform ()) | |
b08b5071 | 6859 | frag_now->tc_frag_data.is_specific_opcode = TRUE; |
43cd72b9 BW |
6860 | |
6861 | if (finish_frag) | |
6862 | { | |
6863 | frag_variant (rs_machine_dependent, | |
6864 | extra_space, extra_space, RELAX_SLOTS, | |
6865 | frag_now->fr_symbol, frag_now->fr_offset, f); | |
6866 | xtensa_set_frag_assembly_state (frag_now); | |
6867 | } | |
6868 | ||
6869 | /* Special cases for loops: | |
6870 | close_loop_end should be inserted AFTER short_loop. | |
6871 | Make sure that CLOSE loops are processed BEFORE short_loops | |
6872 | when converting them. */ | |
6873 | ||
6874 | /* "short_loop": Add a NOP if the loop is < 4 bytes. */ | |
64b607e6 | 6875 | if (xtensa_opcode_is_loop (isa, vinsn->slots[0].opcode) == 1 |
43cd72b9 BW |
6876 | && !vinsn->slots[0].is_specific_opcode) |
6877 | { | |
6878 | if (workaround_short_loop && use_transform ()) | |
6879 | { | |
6880 | maybe_has_short_loop = TRUE; | |
6881 | frag_now->tc_frag_data.is_insn = TRUE; | |
6882 | frag_var (rs_machine_dependent, 4, 4, | |
6883 | RELAX_ADD_NOP_IF_SHORT_LOOP, | |
6884 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
6885 | frag_now->tc_frag_data.is_insn = TRUE; | |
6886 | frag_var (rs_machine_dependent, 4, 4, | |
6887 | RELAX_ADD_NOP_IF_SHORT_LOOP, | |
6888 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
6889 | } | |
6890 | ||
6891 | /* "close_loop_end": Add up to 12 bytes of NOPs to keep a | |
6892 | loop at least 12 bytes away from another loop's end. */ | |
6893 | if (workaround_close_loop_end && use_transform ()) | |
6894 | { | |
6895 | maybe_has_close_loop_end = TRUE; | |
6896 | frag_now->tc_frag_data.is_insn = TRUE; | |
6897 | frag_var (rs_machine_dependent, 12, 12, | |
6898 | RELAX_ADD_NOP_IF_CLOSE_LOOP_END, | |
6899 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
6900 | } | |
6901 | } | |
6902 | ||
6903 | if (use_transform ()) | |
6904 | { | |
6905 | if (is_jump) | |
6906 | { | |
6907 | assert (finish_frag); | |
6908 | frag_var (rs_machine_dependent, | |
6909 | UNREACHABLE_MAX_WIDTH, UNREACHABLE_MAX_WIDTH, | |
6910 | RELAX_UNREACHABLE, | |
6911 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
6912 | xtensa_set_frag_assembly_state (frag_now); | |
6913 | } | |
7b1cc377 | 6914 | else if (is_branch && do_align_targets ()) |
43cd72b9 BW |
6915 | { |
6916 | assert (finish_frag); | |
6917 | frag_var (rs_machine_dependent, | |
6918 | UNREACHABLE_MAX_WIDTH, UNREACHABLE_MAX_WIDTH, | |
6919 | RELAX_MAYBE_UNREACHABLE, | |
6920 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
6921 | xtensa_set_frag_assembly_state (frag_now); | |
6922 | frag_var (rs_machine_dependent, | |
6923 | 0, 0, | |
6924 | RELAX_MAYBE_DESIRE_ALIGN, | |
6925 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
6926 | xtensa_set_frag_assembly_state (frag_now); | |
6927 | } | |
6928 | } | |
6929 | ||
6930 | /* Now, if the original opcode was a call... */ | |
6931 | if (do_align_targets () | |
6932 | && xtensa_opcode_is_call (isa, vinsn->slots[0].opcode) == 1) | |
6933 | { | |
b08b5071 | 6934 | float freq = get_subseg_total_freq (now_seg, now_subseg); |
43cd72b9 BW |
6935 | frag_now->tc_frag_data.is_insn = TRUE; |
6936 | frag_var (rs_machine_dependent, 4, (int) freq, RELAX_DESIRE_ALIGN, | |
6937 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
6938 | xtensa_set_frag_assembly_state (frag_now); | |
6939 | } | |
6940 | ||
6941 | if (vinsn_has_specific_opcodes (vinsn) && use_transform ()) | |
6942 | { | |
6943 | frag_wane (frag_now); | |
6944 | frag_new (0); | |
6945 | xtensa_set_frag_assembly_state (frag_now); | |
6946 | } | |
6947 | } | |
6948 | ||
6949 | \f | |
7fa3d080 BW |
6950 | /* xtensa_end and helper functions. */ |
6951 | ||
6952 | static void xtensa_cleanup_align_frags (void); | |
6953 | static void xtensa_fix_target_frags (void); | |
6954 | static void xtensa_mark_narrow_branches (void); | |
6955 | static void xtensa_mark_zcl_first_insns (void); | |
6a7eedfe | 6956 | static void xtensa_mark_difference_of_two_symbols (void); |
7fa3d080 BW |
6957 | static void xtensa_fix_a0_b_retw_frags (void); |
6958 | static void xtensa_fix_b_j_loop_end_frags (void); | |
6959 | static void xtensa_fix_close_loop_end_frags (void); | |
6960 | static void xtensa_fix_short_loop_frags (void); | |
6961 | static void xtensa_sanity_check (void); | |
2caa7ca0 | 6962 | static void xtensa_add_config_info (void); |
7fa3d080 | 6963 | |
43cd72b9 | 6964 | void |
7fa3d080 | 6965 | xtensa_end (void) |
43cd72b9 BW |
6966 | { |
6967 | directive_balance (); | |
6968 | xtensa_flush_pending_output (); | |
6969 | ||
6970 | past_xtensa_end = TRUE; | |
6971 | ||
6972 | xtensa_move_literals (); | |
6973 | ||
6974 | xtensa_reorder_segments (); | |
6975 | xtensa_cleanup_align_frags (); | |
6976 | xtensa_fix_target_frags (); | |
6977 | if (workaround_a0_b_retw && has_a0_b_retw) | |
6978 | xtensa_fix_a0_b_retw_frags (); | |
6979 | if (workaround_b_j_loop_end) | |
6980 | xtensa_fix_b_j_loop_end_frags (); | |
6981 | ||
6982 | /* "close_loop_end" should be processed BEFORE "short_loop". */ | |
6983 | if (workaround_close_loop_end && maybe_has_close_loop_end) | |
6984 | xtensa_fix_close_loop_end_frags (); | |
6985 | ||
6986 | if (workaround_short_loop && maybe_has_short_loop) | |
6987 | xtensa_fix_short_loop_frags (); | |
03aaa593 BW |
6988 | if (align_targets) |
6989 | xtensa_mark_narrow_branches (); | |
43cd72b9 BW |
6990 | xtensa_mark_zcl_first_insns (); |
6991 | ||
6992 | xtensa_sanity_check (); | |
2caa7ca0 BW |
6993 | |
6994 | xtensa_add_config_info (); | |
43cd72b9 BW |
6995 | } |
6996 | ||
6997 | ||
6998 | static void | |
7fa3d080 | 6999 | xtensa_cleanup_align_frags (void) |
43cd72b9 BW |
7000 | { |
7001 | frchainS *frchP; | |
c9049d30 | 7002 | asection *s; |
43cd72b9 | 7003 | |
c9049d30 AM |
7004 | for (s = stdoutput->sections; s; s = s->next) |
7005 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7006 | { | |
7007 | fragS *fragP; | |
7008 | /* Walk over all of the fragments in a subsection. */ | |
7009 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7010 | { | |
7011 | if ((fragP->fr_type == rs_align | |
7012 | || fragP->fr_type == rs_align_code | |
7013 | || (fragP->fr_type == rs_machine_dependent | |
7014 | && (fragP->fr_subtype == RELAX_DESIRE_ALIGN | |
7015 | || fragP->fr_subtype == RELAX_DESIRE_ALIGN_IF_TARGET))) | |
7016 | && fragP->fr_fix == 0) | |
7017 | { | |
7018 | fragS *next = fragP->fr_next; | |
7019 | ||
7020 | while (next | |
7021 | && next->fr_fix == 0 | |
7022 | && next->fr_type == rs_machine_dependent | |
7023 | && next->fr_subtype == RELAX_DESIRE_ALIGN_IF_TARGET) | |
7024 | { | |
7025 | frag_wane (next); | |
7026 | next = next->fr_next; | |
7027 | } | |
7028 | } | |
7029 | /* If we don't widen branch targets, then they | |
7030 | will be easier to align. */ | |
7031 | if (fragP->tc_frag_data.is_branch_target | |
7032 | && fragP->fr_opcode == fragP->fr_literal | |
7033 | && fragP->fr_type == rs_machine_dependent | |
7034 | && fragP->fr_subtype == RELAX_SLOTS | |
7035 | && fragP->tc_frag_data.slot_subtypes[0] == RELAX_NARROW) | |
7036 | frag_wane (fragP); | |
7037 | if (fragP->fr_type == rs_machine_dependent | |
7038 | && fragP->fr_subtype == RELAX_UNREACHABLE) | |
7039 | fragP->tc_frag_data.is_unreachable = TRUE; | |
7040 | } | |
7041 | } | |
43cd72b9 BW |
7042 | } |
7043 | ||
7044 | ||
7045 | /* Re-process all of the fragments looking to convert all of the | |
7046 | RELAX_DESIRE_ALIGN_IF_TARGET fragments. If there is a branch | |
7047 | target in the next fragment, convert this to RELAX_DESIRE_ALIGN. | |
7b1cc377 | 7048 | Otherwise, convert to a .fill 0. */ |
7fa3d080 | 7049 | |
43cd72b9 | 7050 | static void |
7fa3d080 | 7051 | xtensa_fix_target_frags (void) |
e0001a05 NC |
7052 | { |
7053 | frchainS *frchP; | |
c9049d30 | 7054 | asection *s; |
e0001a05 NC |
7055 | |
7056 | /* When this routine is called, all of the subsections are still intact | |
7057 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
7058 | for (s = stdoutput->sections; s; s = s->next) |
7059 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7060 | { | |
7061 | fragS *fragP; | |
e0001a05 | 7062 | |
c9049d30 AM |
7063 | /* Walk over all of the fragments in a subsection. */ |
7064 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7065 | { | |
7066 | if (fragP->fr_type == rs_machine_dependent | |
7067 | && fragP->fr_subtype == RELAX_DESIRE_ALIGN_IF_TARGET) | |
7068 | { | |
7069 | if (next_frag_is_branch_target (fragP)) | |
7070 | fragP->fr_subtype = RELAX_DESIRE_ALIGN; | |
7071 | else | |
7072 | frag_wane (fragP); | |
7073 | } | |
7074 | } | |
7075 | } | |
e0001a05 NC |
7076 | } |
7077 | ||
7078 | ||
7fa3d080 BW |
7079 | static bfd_boolean is_narrow_branch_guaranteed_in_range (fragS *, TInsn *); |
7080 | ||
43cd72b9 | 7081 | static void |
7fa3d080 | 7082 | xtensa_mark_narrow_branches (void) |
43cd72b9 BW |
7083 | { |
7084 | frchainS *frchP; | |
c9049d30 | 7085 | asection *s; |
43cd72b9 | 7086 | |
c9049d30 AM |
7087 | for (s = stdoutput->sections; s; s = s->next) |
7088 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7089 | { | |
7090 | fragS *fragP; | |
7091 | /* Walk over all of the fragments in a subsection. */ | |
7092 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7093 | { | |
7094 | if (fragP->fr_type == rs_machine_dependent | |
7095 | && fragP->fr_subtype == RELAX_SLOTS | |
7096 | && fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED) | |
7097 | { | |
7098 | vliw_insn vinsn; | |
7099 | ||
7100 | vinsn_from_chars (&vinsn, fragP->fr_opcode); | |
7101 | tinsn_immed_from_frag (&vinsn.slots[0], fragP, 0); | |
7102 | ||
7103 | if (vinsn.num_slots == 1 | |
7104 | && xtensa_opcode_is_branch (xtensa_default_isa, | |
64b607e6 | 7105 | vinsn.slots[0].opcode) == 1 |
c9049d30 AM |
7106 | && xg_get_single_size (vinsn.slots[0].opcode) == 2 |
7107 | && is_narrow_branch_guaranteed_in_range (fragP, | |
7108 | &vinsn.slots[0])) | |
7109 | { | |
7110 | fragP->fr_subtype = RELAX_SLOTS; | |
7111 | fragP->tc_frag_data.slot_subtypes[0] = RELAX_NARROW; | |
7112 | fragP->tc_frag_data.is_aligning_branch = 1; | |
7113 | } | |
7114 | } | |
7115 | } | |
7116 | } | |
43cd72b9 BW |
7117 | } |
7118 | ||
7119 | ||
7120 | /* A branch is typically widened only when its target is out of | |
7121 | range. However, we would like to widen them to align a subsequent | |
7122 | branch target when possible. | |
7123 | ||
7124 | Because the branch relaxation code is so convoluted, the optimal solution | |
7125 | (combining the two cases) is difficult to get right in all circumstances. | |
7126 | We therefore go with an "almost as good" solution, where we only | |
7127 | use for alignment narrow branches that definitely will not expand to a | |
7128 | jump and a branch. These functions find and mark these cases. */ | |
7129 | ||
a67517f4 BW |
7130 | /* The range in bytes of BNEZ.N and BEQZ.N. The target operand is encoded |
7131 | as PC + 4 + imm6, where imm6 is a 6-bit immediate ranging from 0 to 63. | |
7132 | We start counting beginning with the frag after the 2-byte branch, so the | |
7133 | maximum offset is (4 - 2) + 63 = 65. */ | |
7134 | #define MAX_IMMED6 65 | |
43cd72b9 | 7135 | |
d77b99c9 | 7136 | static offsetT unrelaxed_frag_max_size (fragS *); |
7fa3d080 | 7137 | |
43cd72b9 | 7138 | static bfd_boolean |
7fa3d080 | 7139 | is_narrow_branch_guaranteed_in_range (fragS *fragP, TInsn *tinsn) |
43cd72b9 BW |
7140 | { |
7141 | const expressionS *expr = &tinsn->tok[1]; | |
7142 | symbolS *symbolP = expr->X_add_symbol; | |
d77b99c9 | 7143 | offsetT max_distance = expr->X_add_number; |
e7da6241 BW |
7144 | fragS *target_frag; |
7145 | ||
7146 | if (expr->X_op != O_symbol) | |
7147 | return FALSE; | |
7148 | ||
7149 | target_frag = symbol_get_frag (symbolP); | |
7150 | ||
43cd72b9 BW |
7151 | max_distance += (S_GET_VALUE (symbolP) - target_frag->fr_address); |
7152 | if (is_branch_jmp_to_next (tinsn, fragP)) | |
7153 | return FALSE; | |
7154 | ||
7155 | /* The branch doesn't branch over it's own frag, | |
7156 | but over the subsequent ones. */ | |
7157 | fragP = fragP->fr_next; | |
7158 | while (fragP != NULL && fragP != target_frag && max_distance <= MAX_IMMED6) | |
7159 | { | |
7160 | max_distance += unrelaxed_frag_max_size (fragP); | |
7161 | fragP = fragP->fr_next; | |
7162 | } | |
7163 | if (max_distance <= MAX_IMMED6 && fragP == target_frag) | |
7164 | return TRUE; | |
e0001a05 NC |
7165 | return FALSE; |
7166 | } | |
7167 | ||
7168 | ||
43cd72b9 | 7169 | static void |
7fa3d080 | 7170 | xtensa_mark_zcl_first_insns (void) |
43cd72b9 BW |
7171 | { |
7172 | frchainS *frchP; | |
c9049d30 | 7173 | asection *s; |
43cd72b9 | 7174 | |
c9049d30 AM |
7175 | for (s = stdoutput->sections; s; s = s->next) |
7176 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7177 | { | |
7178 | fragS *fragP; | |
7179 | /* Walk over all of the fragments in a subsection. */ | |
7180 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7181 | { | |
7182 | if (fragP->fr_type == rs_machine_dependent | |
7183 | && (fragP->fr_subtype == RELAX_ALIGN_NEXT_OPCODE | |
7184 | || fragP->fr_subtype == RELAX_CHECK_ALIGN_NEXT_OPCODE)) | |
7185 | { | |
7186 | /* Find the loop frag. */ | |
7187 | fragS *targ_frag = next_non_empty_frag (fragP); | |
7188 | /* Find the first insn frag. */ | |
7189 | targ_frag = next_non_empty_frag (targ_frag); | |
7190 | ||
7191 | /* Of course, sometimes (mostly for toy test cases) a | |
7192 | zero-cost loop instruction is the last in a section. */ | |
7193 | if (targ_frag) | |
7194 | { | |
7195 | targ_frag->tc_frag_data.is_first_loop_insn = TRUE; | |
7196 | /* Do not widen a frag that is the first instruction of a | |
7197 | zero-cost loop. It makes that loop harder to align. */ | |
7198 | if (targ_frag->fr_type == rs_machine_dependent | |
7199 | && targ_frag->fr_subtype == RELAX_SLOTS | |
7200 | && (targ_frag->tc_frag_data.slot_subtypes[0] | |
7201 | == RELAX_NARROW)) | |
7202 | { | |
7203 | if (targ_frag->tc_frag_data.is_aligning_branch) | |
7204 | targ_frag->tc_frag_data.slot_subtypes[0] = RELAX_IMMED; | |
7205 | else | |
7206 | { | |
7207 | frag_wane (targ_frag); | |
7208 | targ_frag->tc_frag_data.slot_subtypes[0] = 0; | |
7209 | } | |
7210 | } | |
7211 | } | |
7212 | if (fragP->fr_subtype == RELAX_CHECK_ALIGN_NEXT_OPCODE) | |
7213 | frag_wane (fragP); | |
7214 | } | |
7215 | } | |
7216 | } | |
43cd72b9 BW |
7217 | } |
7218 | ||
7219 | ||
6a7eedfe BW |
7220 | /* Some difference-of-symbols expressions make it out to the linker. Some |
7221 | don't. If one does, then the linker can optimize between the two labels. | |
7222 | If it doesn't, then the linker shouldn't. */ | |
7223 | ||
7224 | static void | |
7225 | xtensa_mark_difference_of_two_symbols (void) | |
7226 | { | |
7227 | symbolS *expr_sym; | |
7228 | ||
7229 | for (expr_sym = expr_symbols; expr_sym; | |
7230 | expr_sym = symbol_get_tc (expr_sym)->next_expr_symbol) | |
7231 | { | |
7232 | expressionS *expr = symbol_get_value_expression (expr_sym); | |
7233 | ||
7234 | if (expr->X_op == O_subtract) | |
7235 | { | |
7236 | symbolS *left = expr->X_add_symbol; | |
7237 | symbolS *right = expr->X_op_symbol; | |
7238 | ||
7239 | /* Difference of two symbols not in the same section | |
7240 | are handled with relocations in the linker. */ | |
7241 | if (S_GET_SEGMENT (left) == S_GET_SEGMENT (right)) | |
7242 | { | |
7243 | fragS *start; | |
7244 | fragS *end; | |
7245 | ||
7246 | if (symbol_get_frag (left)->fr_address | |
7247 | <= symbol_get_frag (right)->fr_address) | |
7248 | { | |
7249 | start = symbol_get_frag (left); | |
7250 | end = symbol_get_frag (right); | |
7251 | } | |
7252 | else | |
7253 | { | |
7254 | start = symbol_get_frag (right); | |
7255 | end = symbol_get_frag (left); | |
7256 | } | |
7257 | do | |
7258 | { | |
7259 | start->tc_frag_data.is_no_transform = 1; | |
7260 | start = start->fr_next; | |
7261 | } | |
7262 | while (start && start->fr_address < end->fr_address); | |
7263 | } | |
7264 | } | |
7265 | } | |
7266 | } | |
7267 | ||
7268 | ||
e0001a05 NC |
7269 | /* Re-process all of the fragments looking to convert all of the |
7270 | RELAX_ADD_NOP_IF_A0_B_RETW. If the next instruction is a | |
7271 | conditional branch or a retw/retw.n, convert this frag to one that | |
7272 | will generate a NOP. In any case close it off with a .fill 0. */ | |
7273 | ||
7fa3d080 BW |
7274 | static bfd_boolean next_instrs_are_b_retw (fragS *); |
7275 | ||
e0001a05 | 7276 | static void |
7fa3d080 | 7277 | xtensa_fix_a0_b_retw_frags (void) |
e0001a05 NC |
7278 | { |
7279 | frchainS *frchP; | |
c9049d30 | 7280 | asection *s; |
e0001a05 NC |
7281 | |
7282 | /* When this routine is called, all of the subsections are still intact | |
7283 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
7284 | for (s = stdoutput->sections; s; s = s->next) |
7285 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7286 | { | |
7287 | fragS *fragP; | |
e0001a05 | 7288 | |
c9049d30 AM |
7289 | /* Walk over all of the fragments in a subsection. */ |
7290 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7291 | { | |
7292 | if (fragP->fr_type == rs_machine_dependent | |
7293 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_A0_B_RETW) | |
7294 | { | |
7295 | if (next_instrs_are_b_retw (fragP)) | |
7296 | { | |
7297 | if (fragP->tc_frag_data.is_no_transform) | |
7298 | as_bad (_("instruction sequence (write a0, branch, retw) may trigger hardware errata")); | |
7299 | else | |
7300 | relax_frag_add_nop (fragP); | |
7301 | } | |
7302 | frag_wane (fragP); | |
7303 | } | |
7304 | } | |
7305 | } | |
e0001a05 NC |
7306 | } |
7307 | ||
7308 | ||
7fa3d080 BW |
7309 | static bfd_boolean |
7310 | next_instrs_are_b_retw (fragS *fragP) | |
e0001a05 NC |
7311 | { |
7312 | xtensa_opcode opcode; | |
43cd72b9 | 7313 | xtensa_format fmt; |
e0001a05 NC |
7314 | const fragS *next_fragP = next_non_empty_frag (fragP); |
7315 | static xtensa_insnbuf insnbuf = NULL; | |
43cd72b9 | 7316 | static xtensa_insnbuf slotbuf = NULL; |
e0001a05 NC |
7317 | xtensa_isa isa = xtensa_default_isa; |
7318 | int offset = 0; | |
43cd72b9 BW |
7319 | int slot; |
7320 | bfd_boolean branch_seen = FALSE; | |
e0001a05 NC |
7321 | |
7322 | if (!insnbuf) | |
43cd72b9 BW |
7323 | { |
7324 | insnbuf = xtensa_insnbuf_alloc (isa); | |
7325 | slotbuf = xtensa_insnbuf_alloc (isa); | |
7326 | } | |
e0001a05 NC |
7327 | |
7328 | if (next_fragP == NULL) | |
7329 | return FALSE; | |
7330 | ||
7331 | /* Check for the conditional branch. */ | |
d77b99c9 BW |
7332 | xtensa_insnbuf_from_chars |
7333 | (isa, insnbuf, (unsigned char *) &next_fragP->fr_literal[offset], 0); | |
43cd72b9 BW |
7334 | fmt = xtensa_format_decode (isa, insnbuf); |
7335 | if (fmt == XTENSA_UNDEFINED) | |
7336 | return FALSE; | |
7337 | ||
7338 | for (slot = 0; slot < xtensa_format_num_slots (isa, fmt); slot++) | |
7339 | { | |
7340 | xtensa_format_get_slot (isa, fmt, slot, insnbuf, slotbuf); | |
7341 | opcode = xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
7342 | ||
7343 | branch_seen = (branch_seen | |
7344 | || xtensa_opcode_is_branch (isa, opcode) == 1); | |
7345 | } | |
e0001a05 | 7346 | |
43cd72b9 | 7347 | if (!branch_seen) |
e0001a05 NC |
7348 | return FALSE; |
7349 | ||
43cd72b9 | 7350 | offset += xtensa_format_length (isa, fmt); |
e0001a05 NC |
7351 | if (offset == next_fragP->fr_fix) |
7352 | { | |
7353 | next_fragP = next_non_empty_frag (next_fragP); | |
7354 | offset = 0; | |
7355 | } | |
43cd72b9 | 7356 | |
e0001a05 NC |
7357 | if (next_fragP == NULL) |
7358 | return FALSE; | |
7359 | ||
7360 | /* Check for the retw/retw.n. */ | |
d77b99c9 BW |
7361 | xtensa_insnbuf_from_chars |
7362 | (isa, insnbuf, (unsigned char *) &next_fragP->fr_literal[offset], 0); | |
43cd72b9 BW |
7363 | fmt = xtensa_format_decode (isa, insnbuf); |
7364 | ||
7365 | /* Because RETW[.N] is not bundleable, a VLIW bundle here means that we | |
7366 | have no problems. */ | |
7367 | if (fmt == XTENSA_UNDEFINED | |
7368 | || xtensa_format_num_slots (isa, fmt) != 1) | |
7369 | return FALSE; | |
7370 | ||
7371 | xtensa_format_get_slot (isa, fmt, 0, insnbuf, slotbuf); | |
7372 | opcode = xtensa_opcode_decode (isa, fmt, 0, slotbuf); | |
e0001a05 | 7373 | |
b08b5071 | 7374 | if (opcode == xtensa_retw_opcode || opcode == xtensa_retw_n_opcode) |
e0001a05 | 7375 | return TRUE; |
43cd72b9 | 7376 | |
e0001a05 NC |
7377 | return FALSE; |
7378 | } | |
7379 | ||
7380 | ||
7381 | /* Re-process all of the fragments looking to convert all of the | |
7382 | RELAX_ADD_NOP_IF_PRE_LOOP_END. If there is one instruction and a | |
7383 | loop end label, convert this frag to one that will generate a NOP. | |
7384 | In any case close it off with a .fill 0. */ | |
7385 | ||
7fa3d080 BW |
7386 | static bfd_boolean next_instr_is_loop_end (fragS *); |
7387 | ||
e0001a05 | 7388 | static void |
7fa3d080 | 7389 | xtensa_fix_b_j_loop_end_frags (void) |
e0001a05 NC |
7390 | { |
7391 | frchainS *frchP; | |
c9049d30 | 7392 | asection *s; |
e0001a05 NC |
7393 | |
7394 | /* When this routine is called, all of the subsections are still intact | |
7395 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
7396 | for (s = stdoutput->sections; s; s = s->next) |
7397 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7398 | { | |
7399 | fragS *fragP; | |
e0001a05 | 7400 | |
c9049d30 AM |
7401 | /* Walk over all of the fragments in a subsection. */ |
7402 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7403 | { | |
7404 | if (fragP->fr_type == rs_machine_dependent | |
7405 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_PRE_LOOP_END) | |
7406 | { | |
7407 | if (next_instr_is_loop_end (fragP)) | |
7408 | { | |
7409 | if (fragP->tc_frag_data.is_no_transform) | |
7410 | as_bad (_("branching or jumping to a loop end may trigger hardware errata")); | |
7411 | else | |
7412 | relax_frag_add_nop (fragP); | |
7413 | } | |
7414 | frag_wane (fragP); | |
7415 | } | |
7416 | } | |
7417 | } | |
e0001a05 NC |
7418 | } |
7419 | ||
7420 | ||
7fa3d080 BW |
7421 | static bfd_boolean |
7422 | next_instr_is_loop_end (fragS *fragP) | |
e0001a05 NC |
7423 | { |
7424 | const fragS *next_fragP; | |
7425 | ||
7426 | if (next_frag_is_loop_target (fragP)) | |
7427 | return FALSE; | |
7428 | ||
7429 | next_fragP = next_non_empty_frag (fragP); | |
7430 | if (next_fragP == NULL) | |
7431 | return FALSE; | |
7432 | ||
7433 | if (!next_frag_is_loop_target (next_fragP)) | |
7434 | return FALSE; | |
7435 | ||
7436 | /* If the size is >= 3 then there is more than one instruction here. | |
7437 | The hardware bug will not fire. */ | |
7438 | if (next_fragP->fr_fix > 3) | |
7439 | return FALSE; | |
7440 | ||
7441 | return TRUE; | |
7442 | } | |
7443 | ||
7444 | ||
7445 | /* Re-process all of the fragments looking to convert all of the | |
7446 | RELAX_ADD_NOP_IF_CLOSE_LOOP_END. If there is an loop end that is | |
7447 | not MY loop's loop end within 12 bytes, add enough nops here to | |
7448 | make it at least 12 bytes away. In any case close it off with a | |
7449 | .fill 0. */ | |
7450 | ||
d77b99c9 | 7451 | static offsetT min_bytes_to_other_loop_end |
05d58145 | 7452 | (fragS *, fragS *, offsetT); |
7fa3d080 | 7453 | |
e0001a05 | 7454 | static void |
7fa3d080 | 7455 | xtensa_fix_close_loop_end_frags (void) |
e0001a05 NC |
7456 | { |
7457 | frchainS *frchP; | |
c9049d30 | 7458 | asection *s; |
e0001a05 NC |
7459 | |
7460 | /* When this routine is called, all of the subsections are still intact | |
7461 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
7462 | for (s = stdoutput->sections; s; s = s->next) |
7463 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7464 | { | |
7465 | fragS *fragP; | |
e0001a05 | 7466 | |
c9049d30 | 7467 | fragS *current_target = NULL; |
e0001a05 | 7468 | |
c9049d30 AM |
7469 | /* Walk over all of the fragments in a subsection. */ |
7470 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7471 | { | |
7472 | if (fragP->fr_type == rs_machine_dependent | |
7473 | && ((fragP->fr_subtype == RELAX_ALIGN_NEXT_OPCODE) | |
7474 | || (fragP->fr_subtype == RELAX_CHECK_ALIGN_NEXT_OPCODE))) | |
05d58145 | 7475 | current_target = symbol_get_frag (fragP->fr_symbol); |
e0001a05 | 7476 | |
c9049d30 AM |
7477 | if (current_target |
7478 | && fragP->fr_type == rs_machine_dependent | |
7479 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_CLOSE_LOOP_END) | |
7480 | { | |
7481 | offsetT min_bytes; | |
7482 | int bytes_added = 0; | |
e0001a05 NC |
7483 | |
7484 | #define REQUIRED_LOOP_DIVIDING_BYTES 12 | |
c9049d30 AM |
7485 | /* Max out at 12. */ |
7486 | min_bytes = min_bytes_to_other_loop_end | |
7487 | (fragP->fr_next, current_target, REQUIRED_LOOP_DIVIDING_BYTES); | |
7488 | ||
7489 | if (min_bytes < REQUIRED_LOOP_DIVIDING_BYTES) | |
7490 | { | |
7491 | if (fragP->tc_frag_data.is_no_transform) | |
7492 | as_bad (_("loop end too close to another loop end may trigger hardware errata")); | |
7493 | else | |
7494 | { | |
7495 | while (min_bytes + bytes_added | |
7496 | < REQUIRED_LOOP_DIVIDING_BYTES) | |
7497 | { | |
7498 | int length = 3; | |
7499 | ||
7500 | if (fragP->fr_var < length) | |
7501 | as_fatal (_("fr_var %lu < length %d"), | |
7502 | (long) fragP->fr_var, length); | |
7503 | else | |
7504 | { | |
7505 | assemble_nop (length, | |
7506 | fragP->fr_literal + fragP->fr_fix); | |
7507 | fragP->fr_fix += length; | |
7508 | fragP->fr_var -= length; | |
7509 | } | |
7510 | bytes_added += length; | |
7511 | } | |
7512 | } | |
7513 | } | |
7514 | frag_wane (fragP); | |
7515 | } | |
7516 | assert (fragP->fr_type != rs_machine_dependent | |
7517 | || fragP->fr_subtype != RELAX_ADD_NOP_IF_CLOSE_LOOP_END); | |
7518 | } | |
7519 | } | |
e0001a05 NC |
7520 | } |
7521 | ||
7522 | ||
d77b99c9 | 7523 | static offsetT unrelaxed_frag_min_size (fragS *); |
7fa3d080 | 7524 | |
d77b99c9 | 7525 | static offsetT |
7fa3d080 BW |
7526 | min_bytes_to_other_loop_end (fragS *fragP, |
7527 | fragS *current_target, | |
d77b99c9 | 7528 | offsetT max_size) |
e0001a05 | 7529 | { |
d77b99c9 | 7530 | offsetT offset = 0; |
e0001a05 NC |
7531 | fragS *current_fragP; |
7532 | ||
7533 | for (current_fragP = fragP; | |
7534 | current_fragP; | |
7535 | current_fragP = current_fragP->fr_next) | |
7536 | { | |
7537 | if (current_fragP->tc_frag_data.is_loop_target | |
7538 | && current_fragP != current_target) | |
05d58145 | 7539 | return offset; |
e0001a05 NC |
7540 | |
7541 | offset += unrelaxed_frag_min_size (current_fragP); | |
7542 | ||
05d58145 | 7543 | if (offset >= max_size) |
e0001a05 NC |
7544 | return max_size; |
7545 | } | |
7546 | return max_size; | |
7547 | } | |
7548 | ||
7549 | ||
d77b99c9 | 7550 | static offsetT |
7fa3d080 | 7551 | unrelaxed_frag_min_size (fragS *fragP) |
e0001a05 | 7552 | { |
d77b99c9 | 7553 | offsetT size = fragP->fr_fix; |
e0001a05 | 7554 | |
d77b99c9 | 7555 | /* Add fill size. */ |
e0001a05 NC |
7556 | if (fragP->fr_type == rs_fill) |
7557 | size += fragP->fr_offset; | |
7558 | ||
7559 | return size; | |
7560 | } | |
7561 | ||
7562 | ||
d77b99c9 | 7563 | static offsetT |
7fa3d080 | 7564 | unrelaxed_frag_max_size (fragS *fragP) |
43cd72b9 | 7565 | { |
d77b99c9 | 7566 | offsetT size = fragP->fr_fix; |
43cd72b9 BW |
7567 | switch (fragP->fr_type) |
7568 | { | |
7569 | case 0: | |
c138bc38 | 7570 | /* Empty frags created by the obstack allocation scheme |
43cd72b9 BW |
7571 | end up with type 0. */ |
7572 | break; | |
7573 | case rs_fill: | |
7574 | case rs_org: | |
7575 | case rs_space: | |
7576 | size += fragP->fr_offset; | |
7577 | break; | |
7578 | case rs_align: | |
7579 | case rs_align_code: | |
7580 | case rs_align_test: | |
7581 | case rs_leb128: | |
7582 | case rs_cfa: | |
7583 | case rs_dwarf2dbg: | |
7584 | /* No further adjustments needed. */ | |
7585 | break; | |
7586 | case rs_machine_dependent: | |
7587 | if (fragP->fr_subtype != RELAX_DESIRE_ALIGN) | |
7588 | size += fragP->fr_var; | |
7589 | break; | |
7590 | default: | |
7591 | /* We had darn well better know how big it is. */ | |
7592 | assert (0); | |
7593 | break; | |
7594 | } | |
7595 | ||
7596 | return size; | |
7597 | } | |
7598 | ||
7599 | ||
e0001a05 NC |
7600 | /* Re-process all of the fragments looking to convert all |
7601 | of the RELAX_ADD_NOP_IF_SHORT_LOOP. If: | |
7602 | ||
7603 | A) | |
7604 | 1) the instruction size count to the loop end label | |
7605 | is too short (<= 2 instructions), | |
7606 | 2) loop has a jump or branch in it | |
7607 | ||
7608 | or B) | |
43cd72b9 | 7609 | 1) workaround_all_short_loops is TRUE |
e0001a05 NC |
7610 | 2) The generating loop was a 'loopgtz' or 'loopnez' |
7611 | 3) the instruction size count to the loop end label is too short | |
7612 | (<= 2 instructions) | |
7613 | then convert this frag (and maybe the next one) to generate a NOP. | |
7614 | In any case close it off with a .fill 0. */ | |
7615 | ||
d77b99c9 | 7616 | static int count_insns_to_loop_end (fragS *, bfd_boolean, int); |
7fa3d080 BW |
7617 | static bfd_boolean branch_before_loop_end (fragS *); |
7618 | ||
e0001a05 | 7619 | static void |
7fa3d080 | 7620 | xtensa_fix_short_loop_frags (void) |
e0001a05 NC |
7621 | { |
7622 | frchainS *frchP; | |
c9049d30 | 7623 | asection *s; |
e0001a05 NC |
7624 | |
7625 | /* When this routine is called, all of the subsections are still intact | |
7626 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
7627 | for (s = stdoutput->sections; s; s = s->next) |
7628 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7629 | { | |
7630 | fragS *fragP; | |
7631 | fragS *current_target = NULL; | |
7632 | xtensa_opcode current_opcode = XTENSA_UNDEFINED; | |
e0001a05 | 7633 | |
c9049d30 AM |
7634 | /* Walk over all of the fragments in a subsection. */ |
7635 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7636 | { | |
7637 | if (fragP->fr_type == rs_machine_dependent | |
7638 | && ((fragP->fr_subtype == RELAX_ALIGN_NEXT_OPCODE) | |
7639 | || (fragP->fr_subtype == RELAX_CHECK_ALIGN_NEXT_OPCODE))) | |
7640 | { | |
7641 | TInsn t_insn; | |
7642 | fragS *loop_frag = next_non_empty_frag (fragP); | |
7643 | tinsn_from_chars (&t_insn, loop_frag->fr_opcode, 0); | |
7644 | current_target = symbol_get_frag (fragP->fr_symbol); | |
7645 | current_opcode = t_insn.opcode; | |
7646 | assert (xtensa_opcode_is_loop (xtensa_default_isa, | |
64b607e6 | 7647 | current_opcode) == 1); |
c9049d30 | 7648 | } |
e0001a05 | 7649 | |
c9049d30 AM |
7650 | if (fragP->fr_type == rs_machine_dependent |
7651 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_SHORT_LOOP) | |
7652 | { | |
7653 | if (count_insns_to_loop_end (fragP->fr_next, TRUE, 3) < 3 | |
7654 | && (branch_before_loop_end (fragP->fr_next) | |
7655 | || (workaround_all_short_loops | |
7656 | && current_opcode != XTENSA_UNDEFINED | |
7657 | && current_opcode != xtensa_loop_opcode))) | |
7658 | { | |
7659 | if (fragP->tc_frag_data.is_no_transform) | |
7660 | as_bad (_("loop containing less than three instructions may trigger hardware errata")); | |
7661 | else | |
7662 | relax_frag_add_nop (fragP); | |
7663 | } | |
7664 | frag_wane (fragP); | |
7665 | } | |
7666 | } | |
7667 | } | |
e0001a05 NC |
7668 | } |
7669 | ||
7670 | ||
d77b99c9 | 7671 | static int unrelaxed_frag_min_insn_count (fragS *); |
7fa3d080 | 7672 | |
d77b99c9 | 7673 | static int |
7fa3d080 BW |
7674 | count_insns_to_loop_end (fragS *base_fragP, |
7675 | bfd_boolean count_relax_add, | |
d77b99c9 | 7676 | int max_count) |
e0001a05 NC |
7677 | { |
7678 | fragS *fragP = NULL; | |
d77b99c9 | 7679 | int insn_count = 0; |
e0001a05 NC |
7680 | |
7681 | fragP = base_fragP; | |
7682 | ||
7683 | for (; fragP && !fragP->tc_frag_data.is_loop_target; fragP = fragP->fr_next) | |
7684 | { | |
7685 | insn_count += unrelaxed_frag_min_insn_count (fragP); | |
7686 | if (insn_count >= max_count) | |
7687 | return max_count; | |
7688 | ||
7689 | if (count_relax_add) | |
7690 | { | |
7691 | if (fragP->fr_type == rs_machine_dependent | |
7692 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_SHORT_LOOP) | |
7693 | { | |
7694 | /* In order to add the appropriate number of | |
7695 | NOPs, we count an instruction for downstream | |
7696 | occurrences. */ | |
7697 | insn_count++; | |
7698 | if (insn_count >= max_count) | |
7699 | return max_count; | |
7700 | } | |
7701 | } | |
7702 | } | |
7703 | return insn_count; | |
7704 | } | |
7705 | ||
7706 | ||
d77b99c9 | 7707 | static int |
7fa3d080 | 7708 | unrelaxed_frag_min_insn_count (fragS *fragP) |
e0001a05 | 7709 | { |
43cd72b9 BW |
7710 | xtensa_isa isa = xtensa_default_isa; |
7711 | static xtensa_insnbuf insnbuf = NULL; | |
d77b99c9 | 7712 | int insn_count = 0; |
e0001a05 NC |
7713 | int offset = 0; |
7714 | ||
7715 | if (!fragP->tc_frag_data.is_insn) | |
7716 | return insn_count; | |
7717 | ||
43cd72b9 BW |
7718 | if (!insnbuf) |
7719 | insnbuf = xtensa_insnbuf_alloc (isa); | |
7720 | ||
e0001a05 NC |
7721 | /* Decode the fixed instructions. */ |
7722 | while (offset < fragP->fr_fix) | |
7723 | { | |
43cd72b9 BW |
7724 | xtensa_format fmt; |
7725 | ||
d77b99c9 BW |
7726 | xtensa_insnbuf_from_chars |
7727 | (isa, insnbuf, (unsigned char *) fragP->fr_literal + offset, 0); | |
43cd72b9 BW |
7728 | fmt = xtensa_format_decode (isa, insnbuf); |
7729 | ||
7730 | if (fmt == XTENSA_UNDEFINED) | |
e0001a05 NC |
7731 | { |
7732 | as_fatal (_("undecodable instruction in instruction frag")); | |
7733 | return insn_count; | |
7734 | } | |
43cd72b9 | 7735 | offset += xtensa_format_length (isa, fmt); |
e0001a05 NC |
7736 | insn_count++; |
7737 | } | |
7738 | ||
7739 | return insn_count; | |
7740 | } | |
7741 | ||
7742 | ||
7fa3d080 BW |
7743 | static bfd_boolean unrelaxed_frag_has_b_j (fragS *); |
7744 | ||
43cd72b9 | 7745 | static bfd_boolean |
7fa3d080 | 7746 | branch_before_loop_end (fragS *base_fragP) |
e0001a05 NC |
7747 | { |
7748 | fragS *fragP; | |
7749 | ||
7750 | for (fragP = base_fragP; | |
7751 | fragP && !fragP->tc_frag_data.is_loop_target; | |
7752 | fragP = fragP->fr_next) | |
7753 | { | |
7754 | if (unrelaxed_frag_has_b_j (fragP)) | |
7755 | return TRUE; | |
7756 | } | |
7757 | return FALSE; | |
7758 | } | |
7759 | ||
7760 | ||
43cd72b9 | 7761 | static bfd_boolean |
7fa3d080 | 7762 | unrelaxed_frag_has_b_j (fragS *fragP) |
e0001a05 | 7763 | { |
43cd72b9 BW |
7764 | static xtensa_insnbuf insnbuf = NULL; |
7765 | xtensa_isa isa = xtensa_default_isa; | |
e0001a05 NC |
7766 | int offset = 0; |
7767 | ||
7768 | if (!fragP->tc_frag_data.is_insn) | |
7769 | return FALSE; | |
7770 | ||
43cd72b9 BW |
7771 | if (!insnbuf) |
7772 | insnbuf = xtensa_insnbuf_alloc (isa); | |
7773 | ||
e0001a05 NC |
7774 | /* Decode the fixed instructions. */ |
7775 | while (offset < fragP->fr_fix) | |
7776 | { | |
43cd72b9 BW |
7777 | xtensa_format fmt; |
7778 | int slot; | |
7779 | ||
d77b99c9 BW |
7780 | xtensa_insnbuf_from_chars |
7781 | (isa, insnbuf, (unsigned char *) fragP->fr_literal + offset, 0); | |
43cd72b9 BW |
7782 | fmt = xtensa_format_decode (isa, insnbuf); |
7783 | if (fmt == XTENSA_UNDEFINED) | |
7784 | return FALSE; | |
7785 | ||
7786 | for (slot = 0; slot < xtensa_format_num_slots (isa, fmt); slot++) | |
e0001a05 | 7787 | { |
43cd72b9 BW |
7788 | xtensa_opcode opcode = |
7789 | get_opcode_from_buf (fragP->fr_literal + offset, slot); | |
7790 | if (xtensa_opcode_is_branch (isa, opcode) == 1 | |
7791 | || xtensa_opcode_is_jump (isa, opcode) == 1) | |
7792 | return TRUE; | |
e0001a05 | 7793 | } |
43cd72b9 | 7794 | offset += xtensa_format_length (isa, fmt); |
e0001a05 NC |
7795 | } |
7796 | return FALSE; | |
7797 | } | |
7798 | ||
7799 | ||
7800 | /* Checks to be made after initial assembly but before relaxation. */ | |
7801 | ||
7fa3d080 BW |
7802 | static bfd_boolean is_empty_loop (const TInsn *, fragS *); |
7803 | static bfd_boolean is_local_forward_loop (const TInsn *, fragS *); | |
7804 | ||
e0001a05 | 7805 | static void |
7fa3d080 | 7806 | xtensa_sanity_check (void) |
e0001a05 NC |
7807 | { |
7808 | char *file_name; | |
d77b99c9 | 7809 | unsigned line; |
e0001a05 | 7810 | frchainS *frchP; |
c9049d30 | 7811 | asection *s; |
e0001a05 NC |
7812 | |
7813 | as_where (&file_name, &line); | |
c9049d30 AM |
7814 | for (s = stdoutput->sections; s; s = s->next) |
7815 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7816 | { | |
7817 | fragS *fragP; | |
e0001a05 | 7818 | |
c9049d30 AM |
7819 | /* Walk over all of the fragments in a subsection. */ |
7820 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7821 | { | |
c9049d30 | 7822 | if (fragP->fr_type == rs_machine_dependent |
a7284bf1 BW |
7823 | && fragP->fr_subtype == RELAX_SLOTS |
7824 | && fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED) | |
c9049d30 AM |
7825 | { |
7826 | static xtensa_insnbuf insnbuf = NULL; | |
7827 | TInsn t_insn; | |
7828 | ||
7829 | if (fragP->fr_opcode != NULL) | |
7830 | { | |
7831 | if (!insnbuf) | |
7832 | insnbuf = xtensa_insnbuf_alloc (xtensa_default_isa); | |
7833 | tinsn_from_chars (&t_insn, fragP->fr_opcode, 0); | |
7834 | tinsn_immed_from_frag (&t_insn, fragP, 0); | |
7835 | ||
7836 | if (xtensa_opcode_is_loop (xtensa_default_isa, | |
7837 | t_insn.opcode) == 1) | |
7838 | { | |
7839 | if (is_empty_loop (&t_insn, fragP)) | |
7840 | { | |
7841 | new_logical_line (fragP->fr_file, fragP->fr_line); | |
7842 | as_bad (_("invalid empty loop")); | |
7843 | } | |
7844 | if (!is_local_forward_loop (&t_insn, fragP)) | |
7845 | { | |
7846 | new_logical_line (fragP->fr_file, fragP->fr_line); | |
7847 | as_bad (_("loop target does not follow " | |
7848 | "loop instruction in section")); | |
7849 | } | |
7850 | } | |
7851 | } | |
7852 | } | |
7853 | } | |
7854 | } | |
e0001a05 NC |
7855 | new_logical_line (file_name, line); |
7856 | } | |
7857 | ||
7858 | ||
7859 | #define LOOP_IMMED_OPN 1 | |
7860 | ||
43cd72b9 | 7861 | /* Return TRUE if the loop target is the next non-zero fragment. */ |
e0001a05 | 7862 | |
7fa3d080 BW |
7863 | static bfd_boolean |
7864 | is_empty_loop (const TInsn *insn, fragS *fragP) | |
e0001a05 NC |
7865 | { |
7866 | const expressionS *expr; | |
7867 | symbolS *symbolP; | |
7868 | fragS *next_fragP; | |
7869 | ||
7870 | if (insn->insn_type != ITYPE_INSN) | |
7871 | return FALSE; | |
7872 | ||
43cd72b9 | 7873 | if (xtensa_opcode_is_loop (xtensa_default_isa, insn->opcode) != 1) |
e0001a05 NC |
7874 | return FALSE; |
7875 | ||
7876 | if (insn->ntok <= LOOP_IMMED_OPN) | |
7877 | return FALSE; | |
7878 | ||
7879 | expr = &insn->tok[LOOP_IMMED_OPN]; | |
7880 | ||
7881 | if (expr->X_op != O_symbol) | |
7882 | return FALSE; | |
7883 | ||
7884 | symbolP = expr->X_add_symbol; | |
7885 | if (!symbolP) | |
7886 | return FALSE; | |
7887 | ||
7888 | if (symbol_get_frag (symbolP) == NULL) | |
7889 | return FALSE; | |
7890 | ||
7891 | if (S_GET_VALUE (symbolP) != 0) | |
7892 | return FALSE; | |
7893 | ||
7894 | /* Walk through the zero-size fragments from this one. If we find | |
7895 | the target fragment, then this is a zero-size loop. */ | |
43cd72b9 | 7896 | |
e0001a05 NC |
7897 | for (next_fragP = fragP->fr_next; |
7898 | next_fragP != NULL; | |
7899 | next_fragP = next_fragP->fr_next) | |
7900 | { | |
7901 | if (next_fragP == symbol_get_frag (symbolP)) | |
7902 | return TRUE; | |
7903 | if (next_fragP->fr_fix != 0) | |
7904 | return FALSE; | |
7905 | } | |
7906 | return FALSE; | |
7907 | } | |
7908 | ||
7909 | ||
7fa3d080 BW |
7910 | static bfd_boolean |
7911 | is_local_forward_loop (const TInsn *insn, fragS *fragP) | |
e0001a05 NC |
7912 | { |
7913 | const expressionS *expr; | |
7914 | symbolS *symbolP; | |
7915 | fragS *next_fragP; | |
7916 | ||
7917 | if (insn->insn_type != ITYPE_INSN) | |
7918 | return FALSE; | |
7919 | ||
64b607e6 | 7920 | if (xtensa_opcode_is_loop (xtensa_default_isa, insn->opcode) != 1) |
e0001a05 NC |
7921 | return FALSE; |
7922 | ||
7923 | if (insn->ntok <= LOOP_IMMED_OPN) | |
7924 | return FALSE; | |
7925 | ||
7926 | expr = &insn->tok[LOOP_IMMED_OPN]; | |
7927 | ||
7928 | if (expr->X_op != O_symbol) | |
7929 | return FALSE; | |
7930 | ||
7931 | symbolP = expr->X_add_symbol; | |
7932 | if (!symbolP) | |
7933 | return FALSE; | |
7934 | ||
7935 | if (symbol_get_frag (symbolP) == NULL) | |
7936 | return FALSE; | |
7937 | ||
7938 | /* Walk through fragments until we find the target. | |
7939 | If we do not find the target, then this is an invalid loop. */ | |
43cd72b9 | 7940 | |
e0001a05 NC |
7941 | for (next_fragP = fragP->fr_next; |
7942 | next_fragP != NULL; | |
7943 | next_fragP = next_fragP->fr_next) | |
43cd72b9 BW |
7944 | { |
7945 | if (next_fragP == symbol_get_frag (symbolP)) | |
7946 | return TRUE; | |
7947 | } | |
e0001a05 NC |
7948 | |
7949 | return FALSE; | |
7950 | } | |
7951 | ||
2caa7ca0 BW |
7952 | |
7953 | #define XTINFO_NAME "Xtensa_Info" | |
7954 | #define XTINFO_NAMESZ 12 | |
7955 | #define XTINFO_TYPE 1 | |
7956 | ||
7957 | static void | |
7958 | xtensa_add_config_info (void) | |
7959 | { | |
7960 | asection *info_sec; | |
7961 | char *data, *p; | |
7962 | int sz; | |
7963 | ||
7964 | info_sec = subseg_new (".xtensa.info", 0); | |
7965 | bfd_set_section_flags (stdoutput, info_sec, SEC_HAS_CONTENTS | SEC_READONLY); | |
7966 | ||
7967 | data = xmalloc (100); | |
7968 | sprintf (data, "USE_ABSOLUTE_LITERALS=%d\nABI=%d\n", | |
7969 | XSHAL_USE_ABSOLUTE_LITERALS, XSHAL_ABI); | |
7970 | sz = strlen (data) + 1; | |
7971 | ||
7972 | /* Add enough null terminators to pad to a word boundary. */ | |
7973 | do | |
7974 | data[sz++] = 0; | |
7975 | while ((sz & 3) != 0); | |
7976 | ||
7977 | /* Follow the standard note section layout: | |
7978 | First write the length of the name string. */ | |
7979 | p = frag_more (4); | |
7980 | md_number_to_chars (p, (valueT) XTINFO_NAMESZ, 4); | |
7981 | ||
7982 | /* Next comes the length of the "descriptor", i.e., the actual data. */ | |
7983 | p = frag_more (4); | |
7984 | md_number_to_chars (p, (valueT) sz, 4); | |
7985 | ||
7986 | /* Write the note type. */ | |
7987 | p = frag_more (4); | |
7988 | md_number_to_chars (p, (valueT) XTINFO_TYPE, 4); | |
7989 | ||
7990 | /* Write the name field. */ | |
7991 | p = frag_more (XTINFO_NAMESZ); | |
7992 | memcpy (p, XTINFO_NAME, XTINFO_NAMESZ); | |
7993 | ||
7994 | /* Finally, write the descriptor. */ | |
7995 | p = frag_more (sz); | |
7996 | memcpy (p, data, sz); | |
7997 | ||
7998 | free (data); | |
7999 | } | |
8000 | ||
e0001a05 NC |
8001 | \f |
8002 | /* Alignment Functions. */ | |
8003 | ||
d77b99c9 BW |
8004 | static int |
8005 | get_text_align_power (unsigned target_size) | |
e0001a05 | 8006 | { |
03aaa593 BW |
8007 | if (target_size <= 4) |
8008 | return 2; | |
8009 | assert (target_size == 8); | |
8010 | return 3; | |
e0001a05 NC |
8011 | } |
8012 | ||
8013 | ||
d77b99c9 | 8014 | static int |
7fa3d080 BW |
8015 | get_text_align_max_fill_size (int align_pow, |
8016 | bfd_boolean use_nops, | |
8017 | bfd_boolean use_no_density) | |
e0001a05 NC |
8018 | { |
8019 | if (!use_nops) | |
8020 | return (1 << align_pow); | |
8021 | if (use_no_density) | |
8022 | return 3 * (1 << align_pow); | |
8023 | ||
8024 | return 1 + (1 << align_pow); | |
8025 | } | |
8026 | ||
8027 | ||
d77b99c9 BW |
8028 | /* Calculate the minimum bytes of fill needed at "address" to align a |
8029 | target instruction of size "target_size" so that it does not cross a | |
8030 | power-of-two boundary specified by "align_pow". If "use_nops" is FALSE, | |
8031 | the fill can be an arbitrary number of bytes. Otherwise, the space must | |
8032 | be filled by NOP instructions. */ | |
e0001a05 | 8033 | |
d77b99c9 | 8034 | static int |
7fa3d080 BW |
8035 | get_text_align_fill_size (addressT address, |
8036 | int align_pow, | |
8037 | int target_size, | |
8038 | bfd_boolean use_nops, | |
8039 | bfd_boolean use_no_density) | |
e0001a05 | 8040 | { |
d77b99c9 BW |
8041 | addressT alignment, fill, fill_limit, fill_step; |
8042 | bfd_boolean skip_one = FALSE; | |
e0001a05 | 8043 | |
d77b99c9 BW |
8044 | alignment = (1 << align_pow); |
8045 | assert (target_size > 0 && alignment >= (addressT) target_size); | |
c138bc38 | 8046 | |
e0001a05 NC |
8047 | if (!use_nops) |
8048 | { | |
d77b99c9 BW |
8049 | fill_limit = alignment; |
8050 | fill_step = 1; | |
e0001a05 | 8051 | } |
d77b99c9 | 8052 | else if (!use_no_density) |
e0001a05 | 8053 | { |
d77b99c9 BW |
8054 | /* Combine 2- and 3-byte NOPs to fill anything larger than one. */ |
8055 | fill_limit = alignment * 2; | |
8056 | fill_step = 1; | |
8057 | skip_one = TRUE; | |
e0001a05 NC |
8058 | } |
8059 | else | |
8060 | { | |
d77b99c9 BW |
8061 | /* Fill with 3-byte NOPs -- can only fill multiples of 3. */ |
8062 | fill_limit = alignment * 3; | |
8063 | fill_step = 3; | |
8064 | } | |
e0001a05 | 8065 | |
d77b99c9 BW |
8066 | /* Try all fill sizes until finding one that works. */ |
8067 | for (fill = 0; fill < fill_limit; fill += fill_step) | |
8068 | { | |
8069 | if (skip_one && fill == 1) | |
8070 | continue; | |
8071 | if ((address + fill) >> align_pow | |
8072 | == (address + fill + target_size - 1) >> align_pow) | |
8073 | return fill; | |
e0001a05 NC |
8074 | } |
8075 | assert (0); | |
8076 | return 0; | |
8077 | } | |
8078 | ||
8079 | ||
664df4e4 BW |
8080 | static int |
8081 | branch_align_power (segT sec) | |
8082 | { | |
8083 | /* If the Xtensa processor has a fetch width of 8 bytes, and the section | |
8084 | is aligned to at least an 8-byte boundary, then a branch target need | |
8085 | only fit within an 8-byte aligned block of memory to avoid a stall. | |
8086 | Otherwise, try to fit branch targets within 4-byte aligned blocks | |
8087 | (which may be insufficient, e.g., if the section has no alignment, but | |
8088 | it's good enough). */ | |
8089 | if (xtensa_fetch_width == 8) | |
8090 | { | |
8091 | if (get_recorded_alignment (sec) >= 3) | |
8092 | return 3; | |
8093 | } | |
8094 | else | |
8095 | assert (xtensa_fetch_width == 4); | |
8096 | ||
8097 | return 2; | |
8098 | } | |
8099 | ||
8100 | ||
e0001a05 NC |
8101 | /* This will assert if it is not possible. */ |
8102 | ||
d77b99c9 BW |
8103 | static int |
8104 | get_text_align_nop_count (offsetT fill_size, bfd_boolean use_no_density) | |
e0001a05 | 8105 | { |
d77b99c9 BW |
8106 | int count = 0; |
8107 | ||
e0001a05 NC |
8108 | if (use_no_density) |
8109 | { | |
8110 | assert (fill_size % 3 == 0); | |
8111 | return (fill_size / 3); | |
8112 | } | |
8113 | ||
8114 | assert (fill_size != 1); /* Bad argument. */ | |
8115 | ||
8116 | while (fill_size > 1) | |
8117 | { | |
d77b99c9 | 8118 | int insn_size = 3; |
e0001a05 NC |
8119 | if (fill_size == 2 || fill_size == 4) |
8120 | insn_size = 2; | |
8121 | fill_size -= insn_size; | |
8122 | count++; | |
8123 | } | |
8124 | assert (fill_size != 1); /* Bad algorithm. */ | |
8125 | return count; | |
8126 | } | |
8127 | ||
8128 | ||
d77b99c9 BW |
8129 | static int |
8130 | get_text_align_nth_nop_size (offsetT fill_size, | |
8131 | int n, | |
7fa3d080 | 8132 | bfd_boolean use_no_density) |
e0001a05 | 8133 | { |
d77b99c9 | 8134 | int count = 0; |
e0001a05 NC |
8135 | |
8136 | if (use_no_density) | |
8137 | return 3; | |
8138 | ||
d77b99c9 BW |
8139 | assert (fill_size != 1); /* Bad argument. */ |
8140 | ||
e0001a05 NC |
8141 | while (fill_size > 1) |
8142 | { | |
d77b99c9 | 8143 | int insn_size = 3; |
e0001a05 NC |
8144 | if (fill_size == 2 || fill_size == 4) |
8145 | insn_size = 2; | |
8146 | fill_size -= insn_size; | |
8147 | count++; | |
8148 | if (n + 1 == count) | |
8149 | return insn_size; | |
8150 | } | |
8151 | assert (0); | |
8152 | return 0; | |
8153 | } | |
8154 | ||
8155 | ||
8156 | /* For the given fragment, find the appropriate address | |
8157 | for it to begin at if we are using NOPs to align it. */ | |
8158 | ||
8159 | static addressT | |
7fa3d080 | 8160 | get_noop_aligned_address (fragS *fragP, addressT address) |
e0001a05 | 8161 | { |
43cd72b9 BW |
8162 | /* The rule is: get next fragment's FIRST instruction. Find |
8163 | the smallest number of bytes that need to be added to | |
8164 | ensure that the next fragment's FIRST instruction will fit | |
8165 | in a single word. | |
c138bc38 | 8166 | |
43cd72b9 BW |
8167 | E.G., 2 bytes : 0, 1, 2 mod 4 |
8168 | 3 bytes: 0, 1 mod 4 | |
c138bc38 | 8169 | |
43cd72b9 BW |
8170 | If the FIRST instruction MIGHT be relaxed, |
8171 | assume that it will become a 3-byte instruction. | |
c138bc38 | 8172 | |
43cd72b9 BW |
8173 | Note again here that LOOP instructions are not bundleable, |
8174 | and this relaxation only applies to LOOP opcodes. */ | |
c138bc38 | 8175 | |
d77b99c9 | 8176 | int fill_size = 0; |
43cd72b9 BW |
8177 | int first_insn_size; |
8178 | int loop_insn_size; | |
8179 | addressT pre_opcode_bytes; | |
d77b99c9 | 8180 | int align_power; |
43cd72b9 BW |
8181 | fragS *first_insn; |
8182 | xtensa_opcode opcode; | |
8183 | bfd_boolean is_loop; | |
e0001a05 | 8184 | |
43cd72b9 BW |
8185 | assert (fragP->fr_type == rs_machine_dependent); |
8186 | assert (fragP->fr_subtype == RELAX_ALIGN_NEXT_OPCODE); | |
e0001a05 | 8187 | |
43cd72b9 BW |
8188 | /* Find the loop frag. */ |
8189 | first_insn = next_non_empty_frag (fragP); | |
8190 | /* Now find the first insn frag. */ | |
8191 | first_insn = next_non_empty_frag (first_insn); | |
e0001a05 | 8192 | |
43cd72b9 BW |
8193 | is_loop = next_frag_opcode_is_loop (fragP, &opcode); |
8194 | assert (is_loop); | |
8195 | loop_insn_size = xg_get_single_size (opcode); | |
e0001a05 | 8196 | |
43cd72b9 BW |
8197 | pre_opcode_bytes = next_frag_pre_opcode_bytes (fragP); |
8198 | pre_opcode_bytes += loop_insn_size; | |
e0001a05 | 8199 | |
43cd72b9 BW |
8200 | /* For loops, the alignment depends on the size of the |
8201 | instruction following the loop, not the LOOP instruction. */ | |
e0001a05 | 8202 | |
43cd72b9 | 8203 | if (first_insn == NULL) |
03aaa593 BW |
8204 | first_insn_size = xtensa_fetch_width; |
8205 | else | |
8206 | first_insn_size = get_loop_align_size (frag_format_size (first_insn)); | |
e0001a05 | 8207 | |
43cd72b9 | 8208 | /* If it was 8, then we'll need a larger alignment for the section. */ |
d77b99c9 BW |
8209 | align_power = get_text_align_power (first_insn_size); |
8210 | record_alignment (now_seg, align_power); | |
c138bc38 | 8211 | |
43cd72b9 | 8212 | fill_size = get_text_align_fill_size |
d77b99c9 BW |
8213 | (address + pre_opcode_bytes, align_power, first_insn_size, TRUE, |
8214 | fragP->tc_frag_data.is_no_density); | |
e0001a05 NC |
8215 | |
8216 | return address + fill_size; | |
8217 | } | |
8218 | ||
8219 | ||
43cd72b9 BW |
8220 | /* 3 mechanisms for relaxing an alignment: |
8221 | ||
8222 | Align to a power of 2. | |
8223 | Align so the next fragment's instruction does not cross a word boundary. | |
8224 | Align the current instruction so that if the next instruction | |
8225 | were 3 bytes, it would not cross a word boundary. | |
8226 | ||
e0001a05 NC |
8227 | We can align with: |
8228 | ||
43cd72b9 BW |
8229 | zeros - This is easy; always insert zeros. |
8230 | nops - 3-byte and 2-byte instructions | |
8231 | 2 - 2-byte nop | |
8232 | 3 - 3-byte nop | |
8233 | 4 - 2 2-byte nops | |
8234 | >=5 : 3-byte instruction + fn (n-3) | |
e0001a05 NC |
8235 | widening - widen previous instructions. */ |
8236 | ||
d77b99c9 BW |
8237 | static offsetT |
8238 | get_aligned_diff (fragS *fragP, addressT address, offsetT *max_diff) | |
e0001a05 | 8239 | { |
43cd72b9 BW |
8240 | addressT target_address, loop_insn_offset; |
8241 | int target_size; | |
8242 | xtensa_opcode loop_opcode; | |
8243 | bfd_boolean is_loop; | |
d77b99c9 BW |
8244 | int align_power; |
8245 | offsetT opt_diff; | |
5f9084e9 | 8246 | offsetT branch_align; |
e0001a05 | 8247 | |
43cd72b9 BW |
8248 | assert (fragP->fr_type == rs_machine_dependent); |
8249 | switch (fragP->fr_subtype) | |
e0001a05 | 8250 | { |
43cd72b9 BW |
8251 | case RELAX_DESIRE_ALIGN: |
8252 | target_size = next_frag_format_size (fragP); | |
8253 | if (target_size == XTENSA_UNDEFINED) | |
8254 | target_size = 3; | |
664df4e4 BW |
8255 | align_power = branch_align_power (now_seg); |
8256 | branch_align = 1 << align_power; | |
0e5cd789 BW |
8257 | /* Don't count on the section alignment being as large as the target. */ |
8258 | if (target_size > branch_align) | |
8259 | target_size = branch_align; | |
d77b99c9 | 8260 | opt_diff = get_text_align_fill_size (address, align_power, |
43cd72b9 BW |
8261 | target_size, FALSE, FALSE); |
8262 | ||
664df4e4 BW |
8263 | *max_diff = (opt_diff + branch_align |
8264 | - (target_size + ((address + opt_diff) % branch_align))); | |
43cd72b9 BW |
8265 | assert (*max_diff >= opt_diff); |
8266 | return opt_diff; | |
e0001a05 | 8267 | |
43cd72b9 | 8268 | case RELAX_ALIGN_NEXT_OPCODE: |
03aaa593 | 8269 | target_size = get_loop_align_size (next_frag_format_size (fragP)); |
43cd72b9 BW |
8270 | loop_insn_offset = 0; |
8271 | is_loop = next_frag_opcode_is_loop (fragP, &loop_opcode); | |
8272 | assert (is_loop); | |
8273 | ||
8274 | /* If the loop has been expanded then the LOOP instruction | |
8275 | could be at an offset from this fragment. */ | |
8276 | if (next_non_empty_frag(fragP)->tc_frag_data.slot_subtypes[0] | |
8277 | != RELAX_IMMED) | |
8278 | loop_insn_offset = get_expanded_loop_offset (loop_opcode); | |
8279 | ||
43cd72b9 BW |
8280 | /* In an ideal world, which is what we are shooting for here, |
8281 | we wouldn't need to use any NOPs immediately prior to the | |
8282 | LOOP instruction. If this approach fails, relax_frag_loop_align | |
8283 | will call get_noop_aligned_address. */ | |
8284 | target_address = | |
8285 | address + loop_insn_offset + xg_get_single_size (loop_opcode); | |
d77b99c9 BW |
8286 | align_power = get_text_align_power (target_size), |
8287 | opt_diff = get_text_align_fill_size (target_address, align_power, | |
43cd72b9 BW |
8288 | target_size, FALSE, FALSE); |
8289 | ||
8290 | *max_diff = xtensa_fetch_width | |
8291 | - ((target_address + opt_diff) % xtensa_fetch_width) | |
8292 | - target_size + opt_diff; | |
8293 | assert (*max_diff >= opt_diff); | |
8294 | return opt_diff; | |
e0001a05 | 8295 | |
43cd72b9 BW |
8296 | default: |
8297 | break; | |
e0001a05 | 8298 | } |
43cd72b9 BW |
8299 | assert (0); |
8300 | return 0; | |
e0001a05 NC |
8301 | } |
8302 | ||
8303 | \f | |
8304 | /* md_relax_frag Hook and Helper Functions. */ | |
8305 | ||
7fa3d080 BW |
8306 | static long relax_frag_loop_align (fragS *, long); |
8307 | static long relax_frag_for_align (fragS *, long); | |
8308 | static long relax_frag_immed | |
8309 | (segT, fragS *, long, int, xtensa_format, int, int *, bfd_boolean); | |
8310 | ||
8311 | ||
e0001a05 NC |
8312 | /* Return the number of bytes added to this fragment, given that the |
8313 | input has been stretched already by "stretch". */ | |
8314 | ||
8315 | long | |
7fa3d080 | 8316 | xtensa_relax_frag (fragS *fragP, long stretch, int *stretched_p) |
e0001a05 | 8317 | { |
43cd72b9 | 8318 | xtensa_isa isa = xtensa_default_isa; |
e0001a05 NC |
8319 | int unreported = fragP->tc_frag_data.unreported_expansion; |
8320 | long new_stretch = 0; | |
8321 | char *file_name; | |
d77b99c9 BW |
8322 | unsigned line; |
8323 | int lit_size; | |
43cd72b9 BW |
8324 | static xtensa_insnbuf vbuf = NULL; |
8325 | int slot, num_slots; | |
8326 | xtensa_format fmt; | |
e0001a05 NC |
8327 | |
8328 | as_where (&file_name, &line); | |
8329 | new_logical_line (fragP->fr_file, fragP->fr_line); | |
8330 | ||
8331 | fragP->tc_frag_data.unreported_expansion = 0; | |
8332 | ||
8333 | switch (fragP->fr_subtype) | |
8334 | { | |
8335 | case RELAX_ALIGN_NEXT_OPCODE: | |
8336 | /* Always convert. */ | |
43cd72b9 BW |
8337 | if (fragP->tc_frag_data.relax_seen) |
8338 | new_stretch = relax_frag_loop_align (fragP, stretch); | |
e0001a05 NC |
8339 | break; |
8340 | ||
8341 | case RELAX_LOOP_END: | |
8342 | /* Do nothing. */ | |
8343 | break; | |
8344 | ||
8345 | case RELAX_LOOP_END_ADD_NOP: | |
8346 | /* Add a NOP and switch to .fill 0. */ | |
8347 | new_stretch = relax_frag_add_nop (fragP); | |
43cd72b9 | 8348 | frag_wane (fragP); |
e0001a05 NC |
8349 | break; |
8350 | ||
8351 | case RELAX_DESIRE_ALIGN: | |
43cd72b9 | 8352 | /* Do nothing. The narrowing before this frag will either align |
e0001a05 NC |
8353 | it or not. */ |
8354 | break; | |
8355 | ||
8356 | case RELAX_LITERAL: | |
8357 | case RELAX_LITERAL_FINAL: | |
8358 | return 0; | |
8359 | ||
8360 | case RELAX_LITERAL_NR: | |
8361 | lit_size = 4; | |
8362 | fragP->fr_subtype = RELAX_LITERAL_FINAL; | |
8363 | assert (unreported == lit_size); | |
8364 | memset (&fragP->fr_literal[fragP->fr_fix], 0, 4); | |
8365 | fragP->fr_var -= lit_size; | |
8366 | fragP->fr_fix += lit_size; | |
8367 | new_stretch = 4; | |
8368 | break; | |
8369 | ||
43cd72b9 BW |
8370 | case RELAX_SLOTS: |
8371 | if (vbuf == NULL) | |
8372 | vbuf = xtensa_insnbuf_alloc (isa); | |
8373 | ||
d77b99c9 BW |
8374 | xtensa_insnbuf_from_chars |
8375 | (isa, vbuf, (unsigned char *) fragP->fr_opcode, 0); | |
43cd72b9 BW |
8376 | fmt = xtensa_format_decode (isa, vbuf); |
8377 | num_slots = xtensa_format_num_slots (isa, fmt); | |
e0001a05 | 8378 | |
43cd72b9 BW |
8379 | for (slot = 0; slot < num_slots; slot++) |
8380 | { | |
8381 | switch (fragP->tc_frag_data.slot_subtypes[slot]) | |
8382 | { | |
8383 | case RELAX_NARROW: | |
8384 | if (fragP->tc_frag_data.relax_seen) | |
8385 | new_stretch += relax_frag_for_align (fragP, stretch); | |
8386 | break; | |
8387 | ||
8388 | case RELAX_IMMED: | |
8389 | case RELAX_IMMED_STEP1: | |
8390 | case RELAX_IMMED_STEP2: | |
b81bf389 | 8391 | case RELAX_IMMED_STEP3: |
43cd72b9 BW |
8392 | /* Place the immediate. */ |
8393 | new_stretch += relax_frag_immed | |
8394 | (now_seg, fragP, stretch, | |
8395 | fragP->tc_frag_data.slot_subtypes[slot] - RELAX_IMMED, | |
8396 | fmt, slot, stretched_p, FALSE); | |
8397 | break; | |
8398 | ||
8399 | default: | |
8400 | /* This is OK; see the note in xg_assemble_vliw_tokens. */ | |
8401 | break; | |
8402 | } | |
8403 | } | |
e0001a05 NC |
8404 | break; |
8405 | ||
8406 | case RELAX_LITERAL_POOL_BEGIN: | |
8407 | case RELAX_LITERAL_POOL_END: | |
43cd72b9 BW |
8408 | case RELAX_MAYBE_UNREACHABLE: |
8409 | case RELAX_MAYBE_DESIRE_ALIGN: | |
e0001a05 NC |
8410 | /* No relaxation required. */ |
8411 | break; | |
8412 | ||
43cd72b9 BW |
8413 | case RELAX_FILL_NOP: |
8414 | case RELAX_UNREACHABLE: | |
8415 | if (fragP->tc_frag_data.relax_seen) | |
8416 | new_stretch += relax_frag_for_align (fragP, stretch); | |
8417 | break; | |
8418 | ||
e0001a05 NC |
8419 | default: |
8420 | as_bad (_("bad relaxation state")); | |
8421 | } | |
8422 | ||
43cd72b9 | 8423 | /* Tell gas we need another relaxation pass. */ |
c138bc38 | 8424 | if (! fragP->tc_frag_data.relax_seen) |
43cd72b9 BW |
8425 | { |
8426 | fragP->tc_frag_data.relax_seen = TRUE; | |
8427 | *stretched_p = 1; | |
8428 | } | |
8429 | ||
e0001a05 NC |
8430 | new_logical_line (file_name, line); |
8431 | return new_stretch; | |
8432 | } | |
8433 | ||
8434 | ||
8435 | static long | |
7fa3d080 | 8436 | relax_frag_loop_align (fragS *fragP, long stretch) |
e0001a05 NC |
8437 | { |
8438 | addressT old_address, old_next_address, old_size; | |
8439 | addressT new_address, new_next_address, new_size; | |
8440 | addressT growth; | |
8441 | ||
43cd72b9 BW |
8442 | /* All the frags with relax_frag_for_alignment prior to this one in the |
8443 | section have been done, hopefully eliminating the need for a NOP here. | |
8444 | But, this will put it in if necessary. */ | |
e0001a05 NC |
8445 | |
8446 | /* Calculate the old address of this fragment and the next fragment. */ | |
8447 | old_address = fragP->fr_address - stretch; | |
8448 | old_next_address = (fragP->fr_address - stretch + fragP->fr_fix + | |
43cd72b9 | 8449 | fragP->tc_frag_data.text_expansion[0]); |
e0001a05 NC |
8450 | old_size = old_next_address - old_address; |
8451 | ||
8452 | /* Calculate the new address of this fragment and the next fragment. */ | |
8453 | new_address = fragP->fr_address; | |
8454 | new_next_address = | |
8455 | get_noop_aligned_address (fragP, fragP->fr_address + fragP->fr_fix); | |
8456 | new_size = new_next_address - new_address; | |
8457 | ||
8458 | growth = new_size - old_size; | |
8459 | ||
8460 | /* Fix up the text_expansion field and return the new growth. */ | |
43cd72b9 | 8461 | fragP->tc_frag_data.text_expansion[0] += growth; |
e0001a05 NC |
8462 | return growth; |
8463 | } | |
8464 | ||
8465 | ||
43cd72b9 | 8466 | /* Add a NOP instruction. */ |
e0001a05 NC |
8467 | |
8468 | static long | |
7fa3d080 | 8469 | relax_frag_add_nop (fragS *fragP) |
e0001a05 | 8470 | { |
e0001a05 | 8471 | char *nop_buf = fragP->fr_literal + fragP->fr_fix; |
43cd72b9 BW |
8472 | int length = fragP->tc_frag_data.is_no_density ? 3 : 2; |
8473 | assemble_nop (length, nop_buf); | |
e0001a05 | 8474 | fragP->tc_frag_data.is_insn = TRUE; |
e0001a05 | 8475 | |
e0001a05 NC |
8476 | if (fragP->fr_var < length) |
8477 | { | |
dd49a749 | 8478 | as_fatal (_("fr_var (%ld) < length (%d)"), (long) fragP->fr_var, length); |
e0001a05 NC |
8479 | return 0; |
8480 | } | |
8481 | ||
8482 | fragP->fr_fix += length; | |
8483 | fragP->fr_var -= length; | |
e0001a05 NC |
8484 | return length; |
8485 | } | |
8486 | ||
8487 | ||
7fa3d080 BW |
8488 | static long future_alignment_required (fragS *, long); |
8489 | ||
e0001a05 | 8490 | static long |
7fa3d080 | 8491 | relax_frag_for_align (fragS *fragP, long stretch) |
e0001a05 | 8492 | { |
43cd72b9 BW |
8493 | /* Overview of the relaxation procedure for alignment: |
8494 | We can widen with NOPs or by widening instructions or by filling | |
8495 | bytes after jump instructions. Find the opportune places and widen | |
8496 | them if necessary. */ | |
8497 | ||
8498 | long stretch_me; | |
8499 | long diff; | |
e0001a05 | 8500 | |
43cd72b9 BW |
8501 | assert (fragP->fr_subtype == RELAX_FILL_NOP |
8502 | || fragP->fr_subtype == RELAX_UNREACHABLE | |
8503 | || (fragP->fr_subtype == RELAX_SLOTS | |
8504 | && fragP->tc_frag_data.slot_subtypes[0] == RELAX_NARROW)); | |
8505 | ||
8506 | stretch_me = future_alignment_required (fragP, stretch); | |
8507 | diff = stretch_me - fragP->tc_frag_data.text_expansion[0]; | |
8508 | if (diff == 0) | |
8509 | return 0; | |
e0001a05 | 8510 | |
43cd72b9 | 8511 | if (diff < 0) |
e0001a05 | 8512 | { |
43cd72b9 BW |
8513 | /* We expanded on a previous pass. Can we shrink now? */ |
8514 | long shrink = fragP->tc_frag_data.text_expansion[0] - stretch_me; | |
8515 | if (shrink <= stretch && stretch > 0) | |
e0001a05 | 8516 | { |
43cd72b9 BW |
8517 | fragP->tc_frag_data.text_expansion[0] = stretch_me; |
8518 | return -shrink; | |
e0001a05 NC |
8519 | } |
8520 | return 0; | |
8521 | } | |
8522 | ||
43cd72b9 BW |
8523 | /* Below here, diff > 0. */ |
8524 | fragP->tc_frag_data.text_expansion[0] = stretch_me; | |
e0001a05 | 8525 | |
43cd72b9 | 8526 | return diff; |
e0001a05 NC |
8527 | } |
8528 | ||
8529 | ||
43cd72b9 BW |
8530 | /* Return the address of the next frag that should be aligned. |
8531 | ||
8532 | By "address" we mean the address it _would_ be at if there | |
8533 | is no action taken to align it between here and the target frag. | |
8534 | In other words, if no narrows and no fill nops are used between | |
8535 | here and the frag to align, _even_if_ some of the frags we use | |
8536 | to align targets have already expanded on a previous relaxation | |
8537 | pass. | |
8538 | ||
8539 | Also, count each frag that may be used to help align the target. | |
8540 | ||
8541 | Return 0 if there are no frags left in the chain that need to be | |
8542 | aligned. */ | |
8543 | ||
8544 | static addressT | |
7fa3d080 BW |
8545 | find_address_of_next_align_frag (fragS **fragPP, |
8546 | int *wide_nops, | |
8547 | int *narrow_nops, | |
8548 | int *widens, | |
8549 | bfd_boolean *paddable) | |
e0001a05 | 8550 | { |
43cd72b9 BW |
8551 | fragS *fragP = *fragPP; |
8552 | addressT address = fragP->fr_address; | |
8553 | ||
8554 | /* Do not reset the counts to 0. */ | |
e0001a05 NC |
8555 | |
8556 | while (fragP) | |
8557 | { | |
8558 | /* Limit this to a small search. */ | |
b5e4a23d | 8559 | if (*widens >= (int) xtensa_fetch_width) |
43cd72b9 BW |
8560 | { |
8561 | *fragPP = fragP; | |
8562 | return 0; | |
8563 | } | |
e0001a05 NC |
8564 | address += fragP->fr_fix; |
8565 | ||
43cd72b9 BW |
8566 | if (fragP->fr_type == rs_fill) |
8567 | address += fragP->fr_offset * fragP->fr_var; | |
8568 | else if (fragP->fr_type == rs_machine_dependent) | |
e0001a05 | 8569 | { |
e0001a05 NC |
8570 | switch (fragP->fr_subtype) |
8571 | { | |
43cd72b9 BW |
8572 | case RELAX_UNREACHABLE: |
8573 | *paddable = TRUE; | |
8574 | break; | |
8575 | ||
8576 | case RELAX_FILL_NOP: | |
8577 | (*wide_nops)++; | |
8578 | if (!fragP->tc_frag_data.is_no_density) | |
8579 | (*narrow_nops)++; | |
8580 | break; | |
8581 | ||
8582 | case RELAX_SLOTS: | |
8583 | if (fragP->tc_frag_data.slot_subtypes[0] == RELAX_NARROW) | |
8584 | { | |
8585 | (*widens)++; | |
8586 | break; | |
8587 | } | |
34e41783 | 8588 | address += total_frag_text_expansion (fragP);; |
e0001a05 NC |
8589 | break; |
8590 | ||
8591 | case RELAX_IMMED: | |
43cd72b9 | 8592 | address += fragP->tc_frag_data.text_expansion[0]; |
e0001a05 NC |
8593 | break; |
8594 | ||
8595 | case RELAX_ALIGN_NEXT_OPCODE: | |
8596 | case RELAX_DESIRE_ALIGN: | |
43cd72b9 BW |
8597 | *fragPP = fragP; |
8598 | return address; | |
8599 | ||
8600 | case RELAX_MAYBE_UNREACHABLE: | |
8601 | case RELAX_MAYBE_DESIRE_ALIGN: | |
8602 | /* Do nothing. */ | |
e0001a05 NC |
8603 | break; |
8604 | ||
8605 | default: | |
43cd72b9 BW |
8606 | /* Just punt if we don't know the type. */ |
8607 | *fragPP = fragP; | |
8608 | return 0; | |
e0001a05 | 8609 | } |
43cd72b9 | 8610 | } |
c138bc38 | 8611 | else |
43cd72b9 BW |
8612 | { |
8613 | /* Just punt if we don't know the type. */ | |
8614 | *fragPP = fragP; | |
8615 | return 0; | |
8616 | } | |
8617 | fragP = fragP->fr_next; | |
8618 | } | |
8619 | ||
8620 | *fragPP = fragP; | |
8621 | return 0; | |
8622 | } | |
8623 | ||
8624 | ||
7fa3d080 BW |
8625 | static long bytes_to_stretch (fragS *, int, int, int, int); |
8626 | ||
43cd72b9 | 8627 | static long |
7fa3d080 | 8628 | future_alignment_required (fragS *fragP, long stretch ATTRIBUTE_UNUSED) |
43cd72b9 BW |
8629 | { |
8630 | fragS *this_frag = fragP; | |
8631 | long address; | |
8632 | int num_widens = 0; | |
8633 | int wide_nops = 0; | |
8634 | int narrow_nops = 0; | |
8635 | bfd_boolean paddable = FALSE; | |
8636 | offsetT local_opt_diff; | |
8637 | offsetT opt_diff; | |
8638 | offsetT max_diff; | |
8639 | int stretch_amount = 0; | |
8640 | int local_stretch_amount; | |
8641 | int global_stretch_amount; | |
8642 | ||
7fa3d080 BW |
8643 | address = find_address_of_next_align_frag |
8644 | (&fragP, &wide_nops, &narrow_nops, &num_widens, &paddable); | |
43cd72b9 | 8645 | |
b5e4a23d BW |
8646 | if (!address) |
8647 | { | |
8648 | if (this_frag->tc_frag_data.is_aligning_branch) | |
8649 | this_frag->tc_frag_data.slot_subtypes[0] = RELAX_IMMED; | |
8650 | else | |
8651 | frag_wane (this_frag); | |
8652 | } | |
8653 | else | |
43cd72b9 BW |
8654 | { |
8655 | local_opt_diff = get_aligned_diff (fragP, address, &max_diff); | |
8656 | opt_diff = local_opt_diff; | |
8657 | assert (opt_diff >= 0); | |
8658 | assert (max_diff >= opt_diff); | |
c138bc38 | 8659 | if (max_diff == 0) |
43cd72b9 | 8660 | return 0; |
d2a033cd | 8661 | |
43cd72b9 BW |
8662 | if (fragP) |
8663 | fragP = fragP->fr_next; | |
8664 | ||
8665 | while (fragP && opt_diff < max_diff && address) | |
8666 | { | |
8667 | /* We only use these to determine if we can exit early | |
c138bc38 | 8668 | because there will be plenty of ways to align future |
43cd72b9 | 8669 | align frags. */ |
d77b99c9 | 8670 | int glob_widens = 0; |
43cd72b9 BW |
8671 | int dnn = 0; |
8672 | int dw = 0; | |
8673 | bfd_boolean glob_pad = 0; | |
7fa3d080 BW |
8674 | address = find_address_of_next_align_frag |
8675 | (&fragP, &glob_widens, &dnn, &dw, &glob_pad); | |
43cd72b9 | 8676 | /* If there is a padable portion, then skip. */ |
664df4e4 | 8677 | if (glob_pad || glob_widens >= (1 << branch_align_power (now_seg))) |
b5e4a23d | 8678 | address = 0; |
43cd72b9 | 8679 | |
c138bc38 | 8680 | if (address) |
43cd72b9 BW |
8681 | { |
8682 | offsetT next_m_diff; | |
8683 | offsetT next_o_diff; | |
8684 | ||
8685 | /* Downrange frags haven't had stretch added to them yet. */ | |
8686 | address += stretch; | |
8687 | ||
8688 | /* The address also includes any text expansion from this | |
8689 | frag in a previous pass, but we don't want that. */ | |
8690 | address -= this_frag->tc_frag_data.text_expansion[0]; | |
8691 | ||
8692 | /* Assume we are going to move at least opt_diff. In | |
8693 | reality, we might not be able to, but assuming that | |
8694 | we will helps catch cases where moving opt_diff pushes | |
8695 | the next target from aligned to unaligned. */ | |
8696 | address += opt_diff; | |
8697 | ||
8698 | next_o_diff = get_aligned_diff (fragP, address, &next_m_diff); | |
8699 | ||
8700 | /* Now cleanup for the adjustments to address. */ | |
8701 | next_o_diff += opt_diff; | |
8702 | next_m_diff += opt_diff; | |
8703 | if (next_o_diff <= max_diff && next_o_diff > opt_diff) | |
8704 | opt_diff = next_o_diff; | |
8705 | if (next_m_diff < max_diff) | |
8706 | max_diff = next_m_diff; | |
8707 | fragP = fragP->fr_next; | |
8708 | } | |
8709 | } | |
d2a033cd | 8710 | |
43cd72b9 BW |
8711 | /* If there are enough wideners in between, do it. */ |
8712 | if (paddable) | |
8713 | { | |
8714 | if (this_frag->fr_subtype == RELAX_UNREACHABLE) | |
8715 | { | |
8716 | assert (opt_diff <= UNREACHABLE_MAX_WIDTH); | |
8717 | return opt_diff; | |
8718 | } | |
8719 | return 0; | |
8720 | } | |
c138bc38 | 8721 | local_stretch_amount |
43cd72b9 BW |
8722 | = bytes_to_stretch (this_frag, wide_nops, narrow_nops, |
8723 | num_widens, local_opt_diff); | |
c138bc38 BW |
8724 | global_stretch_amount |
8725 | = bytes_to_stretch (this_frag, wide_nops, narrow_nops, | |
43cd72b9 | 8726 | num_widens, opt_diff); |
c138bc38 BW |
8727 | /* If the condition below is true, then the frag couldn't |
8728 | stretch the correct amount for the global case, so we just | |
8729 | optimize locally. We'll rely on the subsequent frags to get | |
43cd72b9 BW |
8730 | the correct alignment in the global case. */ |
8731 | if (global_stretch_amount < local_stretch_amount) | |
8732 | stretch_amount = local_stretch_amount; | |
8733 | else | |
8734 | stretch_amount = global_stretch_amount; | |
d2a033cd | 8735 | |
43cd72b9 BW |
8736 | if (this_frag->fr_subtype == RELAX_SLOTS |
8737 | && this_frag->tc_frag_data.slot_subtypes[0] == RELAX_NARROW) | |
8738 | assert (stretch_amount <= 1); | |
8739 | else if (this_frag->fr_subtype == RELAX_FILL_NOP) | |
8740 | { | |
8741 | if (this_frag->tc_frag_data.is_no_density) | |
8742 | assert (stretch_amount == 3 || stretch_amount == 0); | |
8743 | else | |
8744 | assert (stretch_amount <= 3); | |
8745 | } | |
8746 | } | |
8747 | return stretch_amount; | |
8748 | } | |
8749 | ||
8750 | ||
8751 | /* The idea: widen everything you can to get a target or loop aligned, | |
8752 | then start using NOPs. | |
8753 | ||
8754 | When we must have a NOP, here is a table of how we decide | |
8755 | (so you don't have to fight through the control flow below): | |
8756 | ||
8757 | wide_nops = the number of wide NOPs available for aligning | |
8758 | narrow_nops = the number of narrow NOPs available for aligning | |
8759 | (a subset of wide_nops) | |
8760 | widens = the number of narrow instructions that should be widened | |
8761 | ||
8762 | Desired wide narrow | |
8763 | Diff nop nop widens | |
8764 | 1 0 0 1 | |
8765 | 2 0 1 0 | |
8766 | 3a 1 0 0 | |
8767 | b 0 1 1 (case 3a makes this case unnecessary) | |
8768 | 4a 1 0 1 | |
8769 | b 0 2 0 | |
8770 | c 0 1 2 (case 4a makes this case unnecessary) | |
8771 | 5a 1 0 2 | |
8772 | b 1 1 0 | |
8773 | c 0 2 1 (case 5b makes this case unnecessary) | |
8774 | 6a 2 0 0 | |
8775 | b 1 0 3 | |
708587a4 | 8776 | c 0 1 4 (case 6b makes this case unnecessary) |
43cd72b9 BW |
8777 | d 1 1 1 (case 6a makes this case unnecessary) |
8778 | e 0 2 2 (case 6a makes this case unnecessary) | |
8779 | f 0 3 0 (case 6a makes this case unnecessary) | |
8780 | 7a 1 0 4 | |
8781 | b 2 0 1 | |
8782 | c 1 1 2 (case 7b makes this case unnecessary) | |
8783 | d 0 1 5 (case 7a makes this case unnecessary) | |
8784 | e 0 2 3 (case 7b makes this case unnecessary) | |
8785 | f 0 3 1 (case 7b makes this case unnecessary) | |
8786 | g 1 2 1 (case 7b makes this case unnecessary) | |
8787 | */ | |
8788 | ||
8789 | static long | |
7fa3d080 BW |
8790 | bytes_to_stretch (fragS *this_frag, |
8791 | int wide_nops, | |
8792 | int narrow_nops, | |
8793 | int num_widens, | |
8794 | int desired_diff) | |
43cd72b9 BW |
8795 | { |
8796 | int bytes_short = desired_diff - num_widens; | |
8797 | ||
8798 | assert (desired_diff >= 0 && desired_diff < 8); | |
8799 | if (desired_diff == 0) | |
8800 | return 0; | |
c138bc38 | 8801 | |
43cd72b9 | 8802 | assert (wide_nops > 0 || num_widens > 0); |
e0001a05 | 8803 | |
43cd72b9 BW |
8804 | /* Always prefer widening to NOP-filling. */ |
8805 | if (bytes_short < 0) | |
8806 | { | |
8807 | /* There are enough RELAX_NARROW frags after this one | |
8808 | to align the target without widening this frag in any way. */ | |
8809 | return 0; | |
8810 | } | |
c138bc38 | 8811 | |
43cd72b9 BW |
8812 | if (bytes_short == 0) |
8813 | { | |
8814 | /* Widen every narrow between here and the align target | |
8815 | and the align target will be properly aligned. */ | |
8816 | if (this_frag->fr_subtype == RELAX_FILL_NOP) | |
8817 | return 0; | |
8818 | else | |
8819 | return 1; | |
8820 | } | |
c138bc38 | 8821 | |
43cd72b9 BW |
8822 | /* From here we will need at least one NOP to get an alignment. |
8823 | However, we may not be able to align at all, in which case, | |
8824 | don't widen. */ | |
8825 | if (this_frag->fr_subtype == RELAX_FILL_NOP) | |
8826 | { | |
8827 | switch (desired_diff) | |
8828 | { | |
8829 | case 1: | |
8830 | return 0; | |
8831 | case 2: | |
8832 | if (!this_frag->tc_frag_data.is_no_density && narrow_nops == 1) | |
8833 | return 2; /* case 2 */ | |
8834 | return 0; | |
c138bc38 | 8835 | case 3: |
43cd72b9 BW |
8836 | if (wide_nops > 1) |
8837 | return 0; | |
8838 | else | |
8839 | return 3; /* case 3a */ | |
8840 | case 4: | |
8841 | if (num_widens >= 1 && wide_nops == 1) | |
8842 | return 3; /* case 4a */ | |
8843 | if (!this_frag->tc_frag_data.is_no_density && narrow_nops == 2) | |
8844 | return 2; /* case 4b */ | |
8845 | return 0; | |
8846 | case 5: | |
8847 | if (num_widens >= 2 && wide_nops == 1) | |
8848 | return 3; /* case 5a */ | |
c138bc38 | 8849 | /* We will need two nops. Are there enough nops |
43cd72b9 BW |
8850 | between here and the align target? */ |
8851 | if (wide_nops < 2 || narrow_nops == 0) | |
8852 | return 0; | |
8853 | /* Are there other nops closer that can serve instead? */ | |
8854 | if (wide_nops > 2 && narrow_nops > 1) | |
8855 | return 0; | |
8856 | /* Take the density one first, because there might not be | |
8857 | another density one available. */ | |
8858 | if (!this_frag->tc_frag_data.is_no_density) | |
8859 | return 2; /* case 5b narrow */ | |
8860 | else | |
8861 | return 3; /* case 5b wide */ | |
8862 | return 0; | |
8863 | case 6: | |
8864 | if (wide_nops == 2) | |
8865 | return 3; /* case 6a */ | |
8866 | else if (num_widens >= 3 && wide_nops == 1) | |
8867 | return 3; /* case 6b */ | |
8868 | return 0; | |
8869 | case 7: | |
8870 | if (wide_nops == 1 && num_widens >= 4) | |
8871 | return 3; /* case 7a */ | |
8872 | else if (wide_nops == 2 && num_widens >= 1) | |
8873 | return 3; /* case 7b */ | |
8874 | return 0; | |
e0001a05 | 8875 | default: |
43cd72b9 | 8876 | assert (0); |
e0001a05 | 8877 | } |
e0001a05 | 8878 | } |
43cd72b9 BW |
8879 | else |
8880 | { | |
c138bc38 | 8881 | /* We will need a NOP no matter what, but should we widen |
43cd72b9 | 8882 | this instruction to help? |
e0001a05 | 8883 | |
03aaa593 | 8884 | This is a RELAX_NARROW frag. */ |
43cd72b9 BW |
8885 | switch (desired_diff) |
8886 | { | |
8887 | case 1: | |
8888 | assert (0); | |
8889 | return 0; | |
8890 | case 2: | |
8891 | case 3: | |
8892 | return 0; | |
8893 | case 4: | |
8894 | if (wide_nops >= 1 && num_widens == 1) | |
8895 | return 1; /* case 4a */ | |
8896 | return 0; | |
8897 | case 5: | |
8898 | if (wide_nops >= 1 && num_widens == 2) | |
8899 | return 1; /* case 5a */ | |
8900 | return 0; | |
8901 | case 6: | |
8902 | if (wide_nops >= 2) | |
8903 | return 0; /* case 6a */ | |
8904 | else if (wide_nops >= 1 && num_widens == 3) | |
8905 | return 1; /* case 6b */ | |
8906 | return 0; | |
8907 | case 7: | |
8908 | if (wide_nops >= 1 && num_widens == 4) | |
8909 | return 1; /* case 7a */ | |
8910 | else if (wide_nops >= 2 && num_widens == 1) | |
8911 | return 1; /* case 7b */ | |
8912 | return 0; | |
8913 | default: | |
8914 | assert (0); | |
8915 | return 0; | |
8916 | } | |
8917 | } | |
8918 | assert (0); | |
8919 | return 0; | |
e0001a05 NC |
8920 | } |
8921 | ||
8922 | ||
8923 | static long | |
7fa3d080 BW |
8924 | relax_frag_immed (segT segP, |
8925 | fragS *fragP, | |
8926 | long stretch, | |
8927 | int min_steps, | |
8928 | xtensa_format fmt, | |
8929 | int slot, | |
8930 | int *stretched_p, | |
8931 | bfd_boolean estimate_only) | |
e0001a05 | 8932 | { |
43cd72b9 | 8933 | TInsn tinsn; |
e0001a05 NC |
8934 | int old_size; |
8935 | bfd_boolean negatable_branch = FALSE; | |
8936 | bfd_boolean branch_jmp_to_next = FALSE; | |
43cd72b9 BW |
8937 | bfd_boolean wide_insn = FALSE; |
8938 | xtensa_isa isa = xtensa_default_isa; | |
e0001a05 NC |
8939 | IStack istack; |
8940 | offsetT frag_offset; | |
8941 | int num_steps; | |
8942 | fragS *lit_fragP; | |
8943 | int num_text_bytes, num_literal_bytes; | |
43cd72b9 | 8944 | int literal_diff, total_text_diff, this_text_diff, first; |
e0001a05 NC |
8945 | |
8946 | assert (fragP->fr_opcode != NULL); | |
8947 | ||
b5e4a23d BW |
8948 | xg_clear_vinsn (&cur_vinsn); |
8949 | vinsn_from_chars (&cur_vinsn, fragP->fr_opcode); | |
b2d179be | 8950 | if (cur_vinsn.num_slots > 1) |
43cd72b9 BW |
8951 | wide_insn = TRUE; |
8952 | ||
b5e4a23d | 8953 | tinsn = cur_vinsn.slots[slot]; |
43cd72b9 | 8954 | tinsn_immed_from_frag (&tinsn, fragP, slot); |
e0001a05 | 8955 | |
64b607e6 | 8956 | if (estimate_only && xtensa_opcode_is_loop (isa, tinsn.opcode) == 1) |
43cd72b9 | 8957 | return 0; |
e0001a05 | 8958 | |
b08b5071 | 8959 | if (workaround_b_j_loop_end && ! fragP->tc_frag_data.is_no_transform) |
43cd72b9 | 8960 | branch_jmp_to_next = is_branch_jmp_to_next (&tinsn, fragP); |
e0001a05 | 8961 | |
43cd72b9 | 8962 | negatable_branch = (xtensa_opcode_is_branch (isa, tinsn.opcode) == 1); |
e0001a05 | 8963 | |
43cd72b9 | 8964 | old_size = xtensa_format_length (isa, fmt); |
e0001a05 NC |
8965 | |
8966 | /* Special case: replace a branch to the next instruction with a NOP. | |
8967 | This is required to work around a hardware bug in T1040.0 and also | |
8968 | serves as an optimization. */ | |
8969 | ||
8970 | if (branch_jmp_to_next | |
8971 | && ((old_size == 2) || (old_size == 3)) | |
8972 | && !next_frag_is_loop_target (fragP)) | |
8973 | return 0; | |
8974 | ||
8975 | /* Here is the fun stuff: Get the immediate field from this | |
8976 | instruction. If it fits, we are done. If not, find the next | |
8977 | instruction sequence that fits. */ | |
8978 | ||
8979 | frag_offset = fragP->fr_opcode - fragP->fr_literal; | |
8980 | istack_init (&istack); | |
43cd72b9 | 8981 | num_steps = xg_assembly_relax (&istack, &tinsn, segP, fragP, frag_offset, |
e0001a05 NC |
8982 | min_steps, stretch); |
8983 | if (num_steps < min_steps) | |
8984 | { | |
8985 | as_fatal (_("internal error: relaxation failed")); | |
8986 | return 0; | |
8987 | } | |
8988 | ||
8989 | if (num_steps > RELAX_IMMED_MAXSTEPS) | |
8990 | { | |
8991 | as_fatal (_("internal error: relaxation requires too many steps")); | |
8992 | return 0; | |
8993 | } | |
8994 | ||
43cd72b9 | 8995 | fragP->tc_frag_data.slot_subtypes[slot] = (int) RELAX_IMMED + num_steps; |
e0001a05 NC |
8996 | |
8997 | /* Figure out the number of bytes needed. */ | |
8998 | lit_fragP = 0; | |
e0001a05 | 8999 | num_literal_bytes = get_num_stack_literal_bytes (&istack); |
43cd72b9 BW |
9000 | literal_diff = |
9001 | num_literal_bytes - fragP->tc_frag_data.literal_expansion[slot]; | |
9002 | first = 0; | |
9003 | while (istack.insn[first].opcode == XTENSA_UNDEFINED) | |
9004 | first++; | |
9005 | num_text_bytes = get_num_stack_text_bytes (&istack); | |
9006 | if (wide_insn) | |
9007 | { | |
9008 | num_text_bytes += old_size; | |
9009 | if (opcode_fits_format_slot (istack.insn[first].opcode, fmt, slot)) | |
9010 | num_text_bytes -= xg_get_single_size (istack.insn[first].opcode); | |
9011 | } | |
9012 | total_text_diff = num_text_bytes - old_size; | |
9013 | this_text_diff = total_text_diff - fragP->tc_frag_data.text_expansion[slot]; | |
e0001a05 NC |
9014 | |
9015 | /* It MUST get larger. If not, we could get an infinite loop. */ | |
43cd72b9 BW |
9016 | assert (num_text_bytes >= 0); |
9017 | assert (literal_diff >= 0); | |
9018 | assert (total_text_diff >= 0); | |
e0001a05 | 9019 | |
43cd72b9 BW |
9020 | fragP->tc_frag_data.text_expansion[slot] = total_text_diff; |
9021 | fragP->tc_frag_data.literal_expansion[slot] = num_literal_bytes; | |
9022 | assert (fragP->tc_frag_data.text_expansion[slot] >= 0); | |
9023 | assert (fragP->tc_frag_data.literal_expansion[slot] >= 0); | |
e0001a05 NC |
9024 | |
9025 | /* Find the associated expandable literal for this. */ | |
9026 | if (literal_diff != 0) | |
9027 | { | |
43cd72b9 | 9028 | lit_fragP = fragP->tc_frag_data.literal_frags[slot]; |
e0001a05 NC |
9029 | if (lit_fragP) |
9030 | { | |
9031 | assert (literal_diff == 4); | |
9032 | lit_fragP->tc_frag_data.unreported_expansion += literal_diff; | |
9033 | ||
9034 | /* We expect that the literal section state has NOT been | |
9035 | modified yet. */ | |
9036 | assert (lit_fragP->fr_type == rs_machine_dependent | |
9037 | && lit_fragP->fr_subtype == RELAX_LITERAL); | |
9038 | lit_fragP->fr_subtype = RELAX_LITERAL_NR; | |
9039 | ||
9040 | /* We need to mark this section for another iteration | |
9041 | of relaxation. */ | |
9042 | (*stretched_p)++; | |
9043 | } | |
9044 | } | |
9045 | ||
43cd72b9 | 9046 | if (negatable_branch && istack.ninsn > 1) |
1d19a770 | 9047 | update_next_frag_state (fragP); |
e0001a05 | 9048 | |
43cd72b9 | 9049 | return this_text_diff; |
e0001a05 NC |
9050 | } |
9051 | ||
9052 | \f | |
9053 | /* md_convert_frag Hook and Helper Functions. */ | |
9054 | ||
7fa3d080 BW |
9055 | static void convert_frag_align_next_opcode (fragS *); |
9056 | static void convert_frag_narrow (segT, fragS *, xtensa_format, int); | |
9057 | static void convert_frag_fill_nop (fragS *); | |
9058 | static void convert_frag_immed (segT, fragS *, int, xtensa_format, int); | |
9059 | ||
e0001a05 | 9060 | void |
7fa3d080 | 9061 | md_convert_frag (bfd *abfd ATTRIBUTE_UNUSED, segT sec, fragS *fragp) |
e0001a05 | 9062 | { |
43cd72b9 BW |
9063 | static xtensa_insnbuf vbuf = NULL; |
9064 | xtensa_isa isa = xtensa_default_isa; | |
9065 | int slot; | |
9066 | int num_slots; | |
9067 | xtensa_format fmt; | |
e0001a05 | 9068 | char *file_name; |
d77b99c9 | 9069 | unsigned line; |
e0001a05 NC |
9070 | |
9071 | as_where (&file_name, &line); | |
9072 | new_logical_line (fragp->fr_file, fragp->fr_line); | |
9073 | ||
9074 | switch (fragp->fr_subtype) | |
9075 | { | |
9076 | case RELAX_ALIGN_NEXT_OPCODE: | |
9077 | /* Always convert. */ | |
9078 | convert_frag_align_next_opcode (fragp); | |
9079 | break; | |
9080 | ||
9081 | case RELAX_DESIRE_ALIGN: | |
9082 | /* Do nothing. If not aligned already, too bad. */ | |
9083 | break; | |
9084 | ||
43cd72b9 BW |
9085 | case RELAX_LITERAL: |
9086 | case RELAX_LITERAL_FINAL: | |
9087 | break; | |
9088 | ||
9089 | case RELAX_SLOTS: | |
9090 | if (vbuf == NULL) | |
9091 | vbuf = xtensa_insnbuf_alloc (isa); | |
9092 | ||
d77b99c9 BW |
9093 | xtensa_insnbuf_from_chars |
9094 | (isa, vbuf, (unsigned char *) fragp->fr_opcode, 0); | |
43cd72b9 BW |
9095 | fmt = xtensa_format_decode (isa, vbuf); |
9096 | num_slots = xtensa_format_num_slots (isa, fmt); | |
9097 | ||
9098 | for (slot = 0; slot < num_slots; slot++) | |
9099 | { | |
9100 | switch (fragp->tc_frag_data.slot_subtypes[slot]) | |
9101 | { | |
9102 | case RELAX_NARROW: | |
9103 | convert_frag_narrow (sec, fragp, fmt, slot); | |
9104 | break; | |
9105 | ||
9106 | case RELAX_IMMED: | |
9107 | case RELAX_IMMED_STEP1: | |
9108 | case RELAX_IMMED_STEP2: | |
b81bf389 | 9109 | case RELAX_IMMED_STEP3: |
43cd72b9 BW |
9110 | /* Place the immediate. */ |
9111 | convert_frag_immed | |
9112 | (sec, fragp, | |
9113 | fragp->tc_frag_data.slot_subtypes[slot] - RELAX_IMMED, | |
9114 | fmt, slot); | |
9115 | break; | |
9116 | ||
9117 | default: | |
9118 | /* This is OK because some slots could have | |
9119 | relaxations and others have none. */ | |
9120 | break; | |
9121 | } | |
9122 | } | |
9123 | break; | |
9124 | ||
9125 | case RELAX_UNREACHABLE: | |
9126 | memset (&fragp->fr_literal[fragp->fr_fix], 0, fragp->fr_var); | |
9127 | fragp->fr_fix += fragp->tc_frag_data.text_expansion[0]; | |
9128 | fragp->fr_var -= fragp->tc_frag_data.text_expansion[0]; | |
9129 | frag_wane (fragp); | |
e0001a05 NC |
9130 | break; |
9131 | ||
43cd72b9 BW |
9132 | case RELAX_MAYBE_UNREACHABLE: |
9133 | case RELAX_MAYBE_DESIRE_ALIGN: | |
9134 | frag_wane (fragp); | |
e0001a05 NC |
9135 | break; |
9136 | ||
43cd72b9 BW |
9137 | case RELAX_FILL_NOP: |
9138 | convert_frag_fill_nop (fragp); | |
e0001a05 NC |
9139 | break; |
9140 | ||
9141 | case RELAX_LITERAL_NR: | |
9142 | if (use_literal_section) | |
9143 | { | |
9144 | /* This should have been handled during relaxation. When | |
9145 | relaxing a code segment, literals sometimes need to be | |
9146 | added to the corresponding literal segment. If that | |
9147 | literal segment has already been relaxed, then we end up | |
9148 | in this situation. Marking the literal segments as data | |
9149 | would make this happen less often (since GAS always relaxes | |
9150 | code before data), but we could still get into trouble if | |
9151 | there are instructions in a segment that is not marked as | |
9152 | containing code. Until we can implement a better solution, | |
9153 | cheat and adjust the addresses of all the following frags. | |
9154 | This could break subsequent alignments, but the linker's | |
9155 | literal coalescing will do that anyway. */ | |
9156 | ||
9157 | fragS *f; | |
9158 | fragp->fr_subtype = RELAX_LITERAL_FINAL; | |
9159 | assert (fragp->tc_frag_data.unreported_expansion == 4); | |
9160 | memset (&fragp->fr_literal[fragp->fr_fix], 0, 4); | |
9161 | fragp->fr_var -= 4; | |
9162 | fragp->fr_fix += 4; | |
9163 | for (f = fragp->fr_next; f; f = f->fr_next) | |
9164 | f->fr_address += 4; | |
9165 | } | |
9166 | else | |
9167 | as_bad (_("invalid relaxation fragment result")); | |
9168 | break; | |
9169 | } | |
9170 | ||
9171 | fragp->fr_var = 0; | |
9172 | new_logical_line (file_name, line); | |
9173 | } | |
9174 | ||
9175 | ||
7fa3d080 BW |
9176 | static void |
9177 | convert_frag_align_next_opcode (fragS *fragp) | |
e0001a05 NC |
9178 | { |
9179 | char *nop_buf; /* Location for Writing. */ | |
e0001a05 NC |
9180 | bfd_boolean use_no_density = fragp->tc_frag_data.is_no_density; |
9181 | addressT aligned_address; | |
d77b99c9 BW |
9182 | offsetT fill_size; |
9183 | int nop, nop_count; | |
e0001a05 NC |
9184 | |
9185 | aligned_address = get_noop_aligned_address (fragp, fragp->fr_address + | |
9186 | fragp->fr_fix); | |
9187 | fill_size = aligned_address - (fragp->fr_address + fragp->fr_fix); | |
9188 | nop_count = get_text_align_nop_count (fill_size, use_no_density); | |
9189 | nop_buf = fragp->fr_literal + fragp->fr_fix; | |
9190 | ||
d77b99c9 | 9191 | for (nop = 0; nop < nop_count; nop++) |
e0001a05 | 9192 | { |
d77b99c9 BW |
9193 | int nop_size; |
9194 | nop_size = get_text_align_nth_nop_size (fill_size, nop, use_no_density); | |
e0001a05 NC |
9195 | |
9196 | assemble_nop (nop_size, nop_buf); | |
9197 | nop_buf += nop_size; | |
9198 | } | |
9199 | ||
9200 | fragp->fr_fix += fill_size; | |
9201 | fragp->fr_var -= fill_size; | |
9202 | } | |
9203 | ||
9204 | ||
9205 | static void | |
7fa3d080 | 9206 | convert_frag_narrow (segT segP, fragS *fragP, xtensa_format fmt, int slot) |
e0001a05 | 9207 | { |
43cd72b9 | 9208 | TInsn tinsn, single_target; |
84b08ed9 | 9209 | int size, old_size, diff; |
e0001a05 NC |
9210 | offsetT frag_offset; |
9211 | ||
43cd72b9 BW |
9212 | assert (slot == 0); |
9213 | tinsn_from_chars (&tinsn, fragP->fr_opcode, 0); | |
9214 | ||
b5e4a23d | 9215 | if (fragP->tc_frag_data.is_aligning_branch == 1) |
43cd72b9 BW |
9216 | { |
9217 | assert (fragP->tc_frag_data.text_expansion[0] == 1 | |
9218 | || fragP->tc_frag_data.text_expansion[0] == 0); | |
9219 | convert_frag_immed (segP, fragP, fragP->tc_frag_data.text_expansion[0], | |
9220 | fmt, slot); | |
9221 | return; | |
9222 | } | |
9223 | ||
9224 | if (fragP->tc_frag_data.text_expansion[0] == 0) | |
e0001a05 NC |
9225 | { |
9226 | /* No conversion. */ | |
9227 | fragP->fr_var = 0; | |
9228 | return; | |
9229 | } | |
9230 | ||
9231 | assert (fragP->fr_opcode != NULL); | |
9232 | ||
43cd72b9 BW |
9233 | /* Frags in this relaxation state should only contain |
9234 | single instruction bundles. */ | |
9235 | tinsn_immed_from_frag (&tinsn, fragP, 0); | |
e0001a05 NC |
9236 | |
9237 | /* Just convert it to a wide form.... */ | |
9238 | size = 0; | |
43cd72b9 | 9239 | old_size = xg_get_single_size (tinsn.opcode); |
e0001a05 NC |
9240 | |
9241 | tinsn_init (&single_target); | |
9242 | frag_offset = fragP->fr_opcode - fragP->fr_literal; | |
9243 | ||
84b08ed9 | 9244 | if (! xg_is_single_relaxable_insn (&tinsn, &single_target, FALSE)) |
43cd72b9 BW |
9245 | { |
9246 | as_bad (_("unable to widen instruction")); | |
9247 | return; | |
9248 | } | |
9249 | ||
9250 | size = xg_get_single_size (single_target.opcode); | |
b2d179be BW |
9251 | xg_emit_insn_to_buf (&single_target, fragP->fr_opcode, fragP, |
9252 | frag_offset, TRUE); | |
e0001a05 NC |
9253 | |
9254 | diff = size - old_size; | |
9255 | assert (diff >= 0); | |
9256 | assert (diff <= fragP->fr_var); | |
9257 | fragP->fr_var -= diff; | |
9258 | fragP->fr_fix += diff; | |
9259 | ||
9260 | /* clean it up */ | |
9261 | fragP->fr_var = 0; | |
9262 | } | |
9263 | ||
9264 | ||
9265 | static void | |
7fa3d080 | 9266 | convert_frag_fill_nop (fragS *fragP) |
43cd72b9 BW |
9267 | { |
9268 | char *loc = &fragP->fr_literal[fragP->fr_fix]; | |
9269 | int size = fragP->tc_frag_data.text_expansion[0]; | |
9270 | assert ((unsigned) size == (fragP->fr_next->fr_address | |
9271 | - fragP->fr_address - fragP->fr_fix)); | |
9272 | if (size == 0) | |
9273 | { | |
9274 | /* No conversion. */ | |
9275 | fragP->fr_var = 0; | |
9276 | return; | |
9277 | } | |
9278 | assemble_nop (size, loc); | |
9279 | fragP->tc_frag_data.is_insn = TRUE; | |
9280 | fragP->fr_var -= size; | |
9281 | fragP->fr_fix += size; | |
9282 | frag_wane (fragP); | |
9283 | } | |
9284 | ||
9285 | ||
7fa3d080 BW |
9286 | static fixS *fix_new_exp_in_seg |
9287 | (segT, subsegT, fragS *, int, int, expressionS *, int, | |
9288 | bfd_reloc_code_real_type); | |
9289 | static void convert_frag_immed_finish_loop (segT, fragS *, TInsn *); | |
9290 | ||
43cd72b9 | 9291 | static void |
7fa3d080 BW |
9292 | convert_frag_immed (segT segP, |
9293 | fragS *fragP, | |
9294 | int min_steps, | |
9295 | xtensa_format fmt, | |
9296 | int slot) | |
e0001a05 NC |
9297 | { |
9298 | char *immed_instr = fragP->fr_opcode; | |
43cd72b9 | 9299 | TInsn orig_tinsn; |
e0001a05 | 9300 | bfd_boolean expanded = FALSE; |
e0001a05 | 9301 | bfd_boolean branch_jmp_to_next = FALSE; |
43cd72b9 | 9302 | char *fr_opcode = fragP->fr_opcode; |
43cd72b9 BW |
9303 | xtensa_isa isa = xtensa_default_isa; |
9304 | bfd_boolean wide_insn = FALSE; | |
9305 | int bytes; | |
9306 | bfd_boolean is_loop; | |
e0001a05 | 9307 | |
43cd72b9 | 9308 | assert (fr_opcode != NULL); |
e0001a05 | 9309 | |
b5e4a23d | 9310 | xg_clear_vinsn (&cur_vinsn); |
e0001a05 | 9311 | |
b5e4a23d | 9312 | vinsn_from_chars (&cur_vinsn, fr_opcode); |
b2d179be | 9313 | if (cur_vinsn.num_slots > 1) |
43cd72b9 | 9314 | wide_insn = TRUE; |
e0001a05 | 9315 | |
b5e4a23d | 9316 | orig_tinsn = cur_vinsn.slots[slot]; |
43cd72b9 BW |
9317 | tinsn_immed_from_frag (&orig_tinsn, fragP, slot); |
9318 | ||
9319 | is_loop = xtensa_opcode_is_loop (xtensa_default_isa, orig_tinsn.opcode) == 1; | |
e0001a05 | 9320 | |
b08b5071 | 9321 | if (workaround_b_j_loop_end && ! fragP->tc_frag_data.is_no_transform) |
43cd72b9 | 9322 | branch_jmp_to_next = is_branch_jmp_to_next (&orig_tinsn, fragP); |
e0001a05 NC |
9323 | |
9324 | if (branch_jmp_to_next && !next_frag_is_loop_target (fragP)) | |
9325 | { | |
9326 | /* Conversion just inserts a NOP and marks the fix as completed. */ | |
43cd72b9 BW |
9327 | bytes = xtensa_format_length (isa, fmt); |
9328 | if (bytes >= 4) | |
9329 | { | |
b5e4a23d BW |
9330 | cur_vinsn.slots[slot].opcode = |
9331 | xtensa_format_slot_nop_opcode (isa, cur_vinsn.format, slot); | |
9332 | cur_vinsn.slots[slot].ntok = 0; | |
43cd72b9 BW |
9333 | } |
9334 | else | |
9335 | { | |
9336 | bytes += fragP->tc_frag_data.text_expansion[0]; | |
9337 | assert (bytes == 2 || bytes == 3); | |
b5e4a23d | 9338 | build_nop (&cur_vinsn.slots[0], bytes); |
43cd72b9 BW |
9339 | fragP->fr_fix += fragP->tc_frag_data.text_expansion[0]; |
9340 | } | |
e7da6241 | 9341 | vinsn_to_insnbuf (&cur_vinsn, fr_opcode, frag_now, TRUE); |
d77b99c9 | 9342 | xtensa_insnbuf_to_chars |
b5e4a23d | 9343 | (isa, cur_vinsn.insnbuf, (unsigned char *) fr_opcode, 0); |
e0001a05 NC |
9344 | fragP->fr_var = 0; |
9345 | } | |
7c834684 | 9346 | else |
e0001a05 | 9347 | { |
43cd72b9 BW |
9348 | /* Here is the fun stuff: Get the immediate field from this |
9349 | instruction. If it fits, we're done. If not, find the next | |
9350 | instruction sequence that fits. */ | |
9351 | ||
e0001a05 NC |
9352 | IStack istack; |
9353 | int i; | |
9354 | symbolS *lit_sym = NULL; | |
9355 | int total_size = 0; | |
43cd72b9 | 9356 | int target_offset = 0; |
e0001a05 NC |
9357 | int old_size; |
9358 | int diff; | |
9359 | symbolS *gen_label = NULL; | |
9360 | offsetT frag_offset; | |
43cd72b9 BW |
9361 | bfd_boolean first = TRUE; |
9362 | bfd_boolean last_is_jump; | |
e0001a05 | 9363 | |
43cd72b9 | 9364 | /* It does not fit. Find something that does and |
e0001a05 | 9365 | convert immediately. */ |
43cd72b9 | 9366 | frag_offset = fr_opcode - fragP->fr_literal; |
e0001a05 | 9367 | istack_init (&istack); |
43cd72b9 | 9368 | xg_assembly_relax (&istack, &orig_tinsn, |
e0001a05 NC |
9369 | segP, fragP, frag_offset, min_steps, 0); |
9370 | ||
43cd72b9 | 9371 | old_size = xtensa_format_length (isa, fmt); |
e0001a05 NC |
9372 | |
9373 | /* Assemble this right inline. */ | |
9374 | ||
9375 | /* First, create the mapping from a label name to the REAL label. */ | |
43cd72b9 | 9376 | target_offset = 0; |
e0001a05 NC |
9377 | for (i = 0; i < istack.ninsn; i++) |
9378 | { | |
43cd72b9 | 9379 | TInsn *tinsn = &istack.insn[i]; |
e0001a05 NC |
9380 | fragS *lit_frag; |
9381 | ||
43cd72b9 | 9382 | switch (tinsn->insn_type) |
e0001a05 NC |
9383 | { |
9384 | case ITYPE_LITERAL: | |
9385 | if (lit_sym != NULL) | |
9386 | as_bad (_("multiple literals in expansion")); | |
9387 | /* First find the appropriate space in the literal pool. */ | |
43cd72b9 | 9388 | lit_frag = fragP->tc_frag_data.literal_frags[slot]; |
e0001a05 NC |
9389 | if (lit_frag == NULL) |
9390 | as_bad (_("no registered fragment for literal")); | |
43cd72b9 | 9391 | if (tinsn->ntok != 1) |
e0001a05 NC |
9392 | as_bad (_("number of literal tokens != 1")); |
9393 | ||
9394 | /* Set the literal symbol and add a fixup. */ | |
9395 | lit_sym = lit_frag->fr_symbol; | |
9396 | break; | |
9397 | ||
9398 | case ITYPE_LABEL: | |
43cd72b9 BW |
9399 | if (align_targets && !is_loop) |
9400 | { | |
9401 | fragS *unreach = fragP->fr_next; | |
9402 | while (!(unreach->fr_type == rs_machine_dependent | |
9403 | && (unreach->fr_subtype == RELAX_MAYBE_UNREACHABLE | |
9404 | || unreach->fr_subtype == RELAX_UNREACHABLE))) | |
9405 | { | |
9406 | unreach = unreach->fr_next; | |
9407 | } | |
9408 | ||
9409 | assert (unreach->fr_type == rs_machine_dependent | |
9410 | && (unreach->fr_subtype == RELAX_MAYBE_UNREACHABLE | |
9411 | || unreach->fr_subtype == RELAX_UNREACHABLE)); | |
9412 | ||
9413 | target_offset += unreach->tc_frag_data.text_expansion[0]; | |
9414 | } | |
e0001a05 NC |
9415 | assert (gen_label == NULL); |
9416 | gen_label = symbol_new (FAKE_LABEL_NAME, now_seg, | |
43cd72b9 BW |
9417 | fr_opcode - fragP->fr_literal |
9418 | + target_offset, fragP); | |
e0001a05 NC |
9419 | break; |
9420 | ||
9421 | case ITYPE_INSN: | |
43cd72b9 BW |
9422 | if (first && wide_insn) |
9423 | { | |
9424 | target_offset += xtensa_format_length (isa, fmt); | |
9425 | first = FALSE; | |
9426 | if (!opcode_fits_format_slot (tinsn->opcode, fmt, slot)) | |
9427 | target_offset += xg_get_single_size (tinsn->opcode); | |
9428 | } | |
9429 | else | |
9430 | target_offset += xg_get_single_size (tinsn->opcode); | |
e0001a05 NC |
9431 | break; |
9432 | } | |
9433 | } | |
9434 | ||
9435 | total_size = 0; | |
43cd72b9 BW |
9436 | first = TRUE; |
9437 | last_is_jump = FALSE; | |
e0001a05 NC |
9438 | for (i = 0; i < istack.ninsn; i++) |
9439 | { | |
43cd72b9 | 9440 | TInsn *tinsn = &istack.insn[i]; |
e0001a05 NC |
9441 | fragS *lit_frag; |
9442 | int size; | |
9443 | segT target_seg; | |
43cd72b9 | 9444 | bfd_reloc_code_real_type reloc_type; |
e0001a05 | 9445 | |
43cd72b9 | 9446 | switch (tinsn->insn_type) |
e0001a05 NC |
9447 | { |
9448 | case ITYPE_LITERAL: | |
43cd72b9 BW |
9449 | lit_frag = fragP->tc_frag_data.literal_frags[slot]; |
9450 | /* Already checked. */ | |
e0001a05 NC |
9451 | assert (lit_frag != NULL); |
9452 | assert (lit_sym != NULL); | |
43cd72b9 BW |
9453 | assert (tinsn->ntok == 1); |
9454 | /* Add a fixup. */ | |
e0001a05 NC |
9455 | target_seg = S_GET_SEGMENT (lit_sym); |
9456 | assert (target_seg); | |
bbdd25a8 | 9457 | reloc_type = map_operator_to_reloc (tinsn->tok[0].X_op); |
e0001a05 | 9458 | fix_new_exp_in_seg (target_seg, 0, lit_frag, 0, 4, |
43cd72b9 | 9459 | &tinsn->tok[0], FALSE, reloc_type); |
e0001a05 NC |
9460 | break; |
9461 | ||
9462 | case ITYPE_LABEL: | |
9463 | break; | |
9464 | ||
9465 | case ITYPE_INSN: | |
43cd72b9 BW |
9466 | xg_resolve_labels (tinsn, gen_label); |
9467 | xg_resolve_literals (tinsn, lit_sym); | |
9468 | if (wide_insn && first) | |
9469 | { | |
9470 | first = FALSE; | |
9471 | if (opcode_fits_format_slot (tinsn->opcode, fmt, slot)) | |
9472 | { | |
b5e4a23d | 9473 | cur_vinsn.slots[slot] = *tinsn; |
43cd72b9 BW |
9474 | } |
9475 | else | |
9476 | { | |
b5e4a23d | 9477 | cur_vinsn.slots[slot].opcode = |
43cd72b9 | 9478 | xtensa_format_slot_nop_opcode (isa, fmt, slot); |
b5e4a23d | 9479 | cur_vinsn.slots[slot].ntok = 0; |
43cd72b9 | 9480 | } |
b5e4a23d BW |
9481 | vinsn_to_insnbuf (&cur_vinsn, immed_instr, fragP, TRUE); |
9482 | xtensa_insnbuf_to_chars (isa, cur_vinsn.insnbuf, | |
d77b99c9 | 9483 | (unsigned char *) immed_instr, 0); |
43cd72b9 BW |
9484 | fragP->tc_frag_data.is_insn = TRUE; |
9485 | size = xtensa_format_length (isa, fmt); | |
9486 | if (!opcode_fits_format_slot (tinsn->opcode, fmt, slot)) | |
9487 | { | |
43cd72b9 | 9488 | xg_emit_insn_to_buf |
b2d179be | 9489 | (tinsn, immed_instr + size, fragP, |
43cd72b9 BW |
9490 | immed_instr - fragP->fr_literal + size, TRUE); |
9491 | size += xg_get_single_size (tinsn->opcode); | |
9492 | } | |
9493 | } | |
9494 | else | |
9495 | { | |
43cd72b9 | 9496 | size = xg_get_single_size (tinsn->opcode); |
b2d179be | 9497 | xg_emit_insn_to_buf (tinsn, immed_instr, fragP, |
43cd72b9 | 9498 | immed_instr - fragP->fr_literal, TRUE); |
43cd72b9 | 9499 | } |
e0001a05 | 9500 | immed_instr += size; |
43cd72b9 | 9501 | total_size += size; |
e0001a05 NC |
9502 | break; |
9503 | } | |
9504 | } | |
9505 | ||
9506 | diff = total_size - old_size; | |
9507 | assert (diff >= 0); | |
9508 | if (diff != 0) | |
9509 | expanded = TRUE; | |
9510 | assert (diff <= fragP->fr_var); | |
9511 | fragP->fr_var -= diff; | |
9512 | fragP->fr_fix += diff; | |
9513 | } | |
9514 | ||
e0001a05 | 9515 | /* Check for undefined immediates in LOOP instructions. */ |
43cd72b9 | 9516 | if (is_loop) |
e0001a05 NC |
9517 | { |
9518 | symbolS *sym; | |
43cd72b9 | 9519 | sym = orig_tinsn.tok[1].X_add_symbol; |
e0001a05 NC |
9520 | if (sym != NULL && !S_IS_DEFINED (sym)) |
9521 | { | |
9522 | as_bad (_("unresolved loop target symbol: %s"), S_GET_NAME (sym)); | |
9523 | return; | |
9524 | } | |
43cd72b9 | 9525 | sym = orig_tinsn.tok[1].X_op_symbol; |
e0001a05 NC |
9526 | if (sym != NULL && !S_IS_DEFINED (sym)) |
9527 | { | |
9528 | as_bad (_("unresolved loop target symbol: %s"), S_GET_NAME (sym)); | |
9529 | return; | |
9530 | } | |
9531 | } | |
9532 | ||
43cd72b9 BW |
9533 | if (expanded && xtensa_opcode_is_loop (isa, orig_tinsn.opcode) == 1) |
9534 | convert_frag_immed_finish_loop (segP, fragP, &orig_tinsn); | |
e0001a05 | 9535 | |
43cd72b9 | 9536 | if (expanded && is_direct_call_opcode (orig_tinsn.opcode)) |
e0001a05 NC |
9537 | { |
9538 | /* Add an expansion note on the expanded instruction. */ | |
9539 | fix_new_exp_in_seg (now_seg, 0, fragP, fr_opcode - fragP->fr_literal, 4, | |
43cd72b9 | 9540 | &orig_tinsn.tok[0], TRUE, |
e0001a05 | 9541 | BFD_RELOC_XTENSA_ASM_EXPAND); |
e0001a05 NC |
9542 | } |
9543 | } | |
9544 | ||
9545 | ||
9546 | /* Add a new fix expression into the desired segment. We have to | |
9547 | switch to that segment to do this. */ | |
9548 | ||
9549 | static fixS * | |
7fa3d080 BW |
9550 | fix_new_exp_in_seg (segT new_seg, |
9551 | subsegT new_subseg, | |
9552 | fragS *frag, | |
9553 | int where, | |
9554 | int size, | |
9555 | expressionS *exp, | |
9556 | int pcrel, | |
9557 | bfd_reloc_code_real_type r_type) | |
e0001a05 NC |
9558 | { |
9559 | fixS *new_fix; | |
9560 | segT seg = now_seg; | |
9561 | subsegT subseg = now_subseg; | |
43cd72b9 | 9562 | |
e0001a05 NC |
9563 | assert (new_seg != 0); |
9564 | subseg_set (new_seg, new_subseg); | |
9565 | ||
e0001a05 NC |
9566 | new_fix = fix_new_exp (frag, where, size, exp, pcrel, r_type); |
9567 | subseg_set (seg, subseg); | |
9568 | return new_fix; | |
9569 | } | |
9570 | ||
9571 | ||
43cd72b9 BW |
9572 | /* Relax a loop instruction so that it can span loop >256 bytes. |
9573 | ||
9574 | loop as, .L1 | |
9575 | .L0: | |
9576 | rsr as, LEND | |
9577 | wsr as, LBEG | |
9578 | addi as, as, lo8 (label-.L1) | |
9579 | addmi as, as, mid8 (label-.L1) | |
9580 | wsr as, LEND | |
9581 | isync | |
9582 | rsr as, LCOUNT | |
9583 | addi as, as, 1 | |
9584 | .L1: | |
9585 | <<body>> | |
9586 | label: | |
9587 | */ | |
e0001a05 NC |
9588 | |
9589 | static void | |
7fa3d080 | 9590 | convert_frag_immed_finish_loop (segT segP, fragS *fragP, TInsn *tinsn) |
e0001a05 NC |
9591 | { |
9592 | TInsn loop_insn; | |
9593 | TInsn addi_insn; | |
9594 | TInsn addmi_insn; | |
9595 | unsigned long target; | |
9596 | static xtensa_insnbuf insnbuf = NULL; | |
9597 | unsigned int loop_length, loop_length_hi, loop_length_lo; | |
9598 | xtensa_isa isa = xtensa_default_isa; | |
9599 | addressT loop_offset; | |
9600 | addressT addi_offset = 9; | |
9601 | addressT addmi_offset = 12; | |
43cd72b9 | 9602 | fragS *next_fragP; |
d77b99c9 | 9603 | int target_count; |
e0001a05 NC |
9604 | |
9605 | if (!insnbuf) | |
9606 | insnbuf = xtensa_insnbuf_alloc (isa); | |
9607 | ||
9608 | /* Get the loop offset. */ | |
43cd72b9 | 9609 | loop_offset = get_expanded_loop_offset (tinsn->opcode); |
e0001a05 | 9610 | |
43cd72b9 BW |
9611 | /* Validate that there really is a LOOP at the loop_offset. Because |
9612 | loops are not bundleable, we can assume that the instruction will be | |
9613 | in slot 0. */ | |
9614 | tinsn_from_chars (&loop_insn, fragP->fr_opcode + loop_offset, 0); | |
9615 | tinsn_immed_from_frag (&loop_insn, fragP, 0); | |
9616 | ||
9617 | assert (xtensa_opcode_is_loop (isa, loop_insn.opcode) == 1); | |
e0001a05 NC |
9618 | addi_offset += loop_offset; |
9619 | addmi_offset += loop_offset; | |
9620 | ||
43cd72b9 | 9621 | assert (tinsn->ntok == 2); |
b08b5071 BW |
9622 | if (tinsn->tok[1].X_op == O_constant) |
9623 | target = tinsn->tok[1].X_add_number; | |
9624 | else if (tinsn->tok[1].X_op == O_symbol) | |
9625 | { | |
9626 | /* Find the fragment. */ | |
9627 | symbolS *sym = tinsn->tok[1].X_add_symbol; | |
9628 | assert (S_GET_SEGMENT (sym) == segP | |
9629 | || S_GET_SEGMENT (sym) == absolute_section); | |
9630 | target = (S_GET_VALUE (sym) + tinsn->tok[1].X_add_number); | |
9631 | } | |
9632 | else | |
9633 | { | |
9634 | as_bad (_("invalid expression evaluation type %d"), tinsn->tok[1].X_op); | |
9635 | target = 0; | |
9636 | } | |
e0001a05 | 9637 | |
e0001a05 NC |
9638 | loop_length = target - (fragP->fr_address + fragP->fr_fix); |
9639 | loop_length_hi = loop_length & ~0x0ff; | |
9640 | loop_length_lo = loop_length & 0x0ff; | |
9641 | if (loop_length_lo >= 128) | |
9642 | { | |
9643 | loop_length_lo -= 256; | |
9644 | loop_length_hi += 256; | |
9645 | } | |
9646 | ||
43cd72b9 | 9647 | /* Because addmi sign-extends the immediate, 'loop_length_hi' can be at most |
e0001a05 NC |
9648 | 32512. If the loop is larger than that, then we just fail. */ |
9649 | if (loop_length_hi > 32512) | |
9650 | as_bad_where (fragP->fr_file, fragP->fr_line, | |
9651 | _("loop too long for LOOP instruction")); | |
9652 | ||
43cd72b9 | 9653 | tinsn_from_chars (&addi_insn, fragP->fr_opcode + addi_offset, 0); |
e0001a05 NC |
9654 | assert (addi_insn.opcode == xtensa_addi_opcode); |
9655 | ||
43cd72b9 | 9656 | tinsn_from_chars (&addmi_insn, fragP->fr_opcode + addmi_offset, 0); |
e0001a05 NC |
9657 | assert (addmi_insn.opcode == xtensa_addmi_opcode); |
9658 | ||
9659 | set_expr_const (&addi_insn.tok[2], loop_length_lo); | |
9660 | tinsn_to_insnbuf (&addi_insn, insnbuf); | |
43cd72b9 | 9661 | |
e0001a05 | 9662 | fragP->tc_frag_data.is_insn = TRUE; |
d77b99c9 BW |
9663 | xtensa_insnbuf_to_chars |
9664 | (isa, insnbuf, (unsigned char *) fragP->fr_opcode + addi_offset, 0); | |
e0001a05 NC |
9665 | |
9666 | set_expr_const (&addmi_insn.tok[2], loop_length_hi); | |
9667 | tinsn_to_insnbuf (&addmi_insn, insnbuf); | |
d77b99c9 BW |
9668 | xtensa_insnbuf_to_chars |
9669 | (isa, insnbuf, (unsigned char *) fragP->fr_opcode + addmi_offset, 0); | |
43cd72b9 BW |
9670 | |
9671 | /* Walk through all of the frags from here to the loop end | |
9672 | and mark them as no_transform to keep them from being modified | |
9673 | by the linker. If we ever have a relocation for the | |
9674 | addi/addmi of the difference of two symbols we can remove this. */ | |
9675 | ||
9676 | target_count = 0; | |
9677 | for (next_fragP = fragP; next_fragP != NULL; | |
9678 | next_fragP = next_fragP->fr_next) | |
9679 | { | |
b08b5071 | 9680 | next_fragP->tc_frag_data.is_no_transform = TRUE; |
43cd72b9 BW |
9681 | if (next_fragP->tc_frag_data.is_loop_target) |
9682 | target_count++; | |
9683 | if (target_count == 2) | |
9684 | break; | |
9685 | } | |
e0001a05 NC |
9686 | } |
9687 | ||
b08b5071 BW |
9688 | \f |
9689 | /* A map that keeps information on a per-subsegment basis. This is | |
9690 | maintained during initial assembly, but is invalid once the | |
9691 | subsegments are smashed together. I.E., it cannot be used during | |
9692 | the relaxation. */ | |
e0001a05 | 9693 | |
b08b5071 | 9694 | typedef struct subseg_map_struct |
e0001a05 | 9695 | { |
b08b5071 BW |
9696 | /* the key */ |
9697 | segT seg; | |
9698 | subsegT subseg; | |
e0001a05 | 9699 | |
b08b5071 BW |
9700 | /* the data */ |
9701 | unsigned flags; | |
9702 | float total_freq; /* fall-through + branch target frequency */ | |
9703 | float target_freq; /* branch target frequency alone */ | |
9704 | ||
9705 | struct subseg_map_struct *next; | |
9706 | } subseg_map; | |
e0001a05 | 9707 | |
e0001a05 | 9708 | |
e0001a05 NC |
9709 | static subseg_map *sseg_map = NULL; |
9710 | ||
43cd72b9 | 9711 | static subseg_map * |
7fa3d080 | 9712 | get_subseg_info (segT seg, subsegT subseg) |
e0001a05 NC |
9713 | { |
9714 | subseg_map *subseg_e; | |
9715 | ||
9716 | for (subseg_e = sseg_map; subseg_e; subseg_e = subseg_e->next) | |
e0001a05 | 9717 | { |
43cd72b9 | 9718 | if (seg == subseg_e->seg && subseg == subseg_e->subseg) |
b08b5071 | 9719 | break; |
e0001a05 | 9720 | } |
b08b5071 BW |
9721 | return subseg_e; |
9722 | } | |
9723 | ||
9724 | ||
9725 | static subseg_map * | |
9726 | add_subseg_info (segT seg, subsegT subseg) | |
9727 | { | |
9728 | subseg_map *subseg_e = (subseg_map *) xmalloc (sizeof (subseg_map)); | |
43cd72b9 BW |
9729 | memset (subseg_e, 0, sizeof (subseg_map)); |
9730 | subseg_e->seg = seg; | |
9731 | subseg_e->subseg = subseg; | |
9732 | subseg_e->flags = 0; | |
9733 | /* Start off considering every branch target very important. */ | |
b08b5071 BW |
9734 | subseg_e->target_freq = 1.0; |
9735 | subseg_e->total_freq = 1.0; | |
43cd72b9 BW |
9736 | subseg_e->next = sseg_map; |
9737 | sseg_map = subseg_e; | |
43cd72b9 BW |
9738 | return subseg_e; |
9739 | } | |
e0001a05 | 9740 | |
7fa3d080 BW |
9741 | |
9742 | static unsigned | |
9743 | get_last_insn_flags (segT seg, subsegT subseg) | |
9744 | { | |
9745 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
b08b5071 BW |
9746 | if (subseg_e) |
9747 | return subseg_e->flags; | |
9748 | return 0; | |
7fa3d080 BW |
9749 | } |
9750 | ||
9751 | ||
43cd72b9 | 9752 | static void |
7fa3d080 BW |
9753 | set_last_insn_flags (segT seg, |
9754 | subsegT subseg, | |
9755 | unsigned fl, | |
9756 | bfd_boolean val) | |
43cd72b9 BW |
9757 | { |
9758 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
b08b5071 BW |
9759 | if (! subseg_e) |
9760 | subseg_e = add_subseg_info (seg, subseg); | |
e0001a05 NC |
9761 | if (val) |
9762 | subseg_e->flags |= fl; | |
9763 | else | |
9764 | subseg_e->flags &= ~fl; | |
9765 | } | |
9766 | ||
b08b5071 BW |
9767 | |
9768 | static float | |
9769 | get_subseg_total_freq (segT seg, subsegT subseg) | |
9770 | { | |
9771 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
9772 | if (subseg_e) | |
9773 | return subseg_e->total_freq; | |
9774 | return 1.0; | |
9775 | } | |
9776 | ||
9777 | ||
9778 | static float | |
9779 | get_subseg_target_freq (segT seg, subsegT subseg) | |
9780 | { | |
9781 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
9782 | if (subseg_e) | |
9783 | return subseg_e->target_freq; | |
9784 | return 1.0; | |
9785 | } | |
9786 | ||
9787 | ||
9788 | static void | |
9789 | set_subseg_freq (segT seg, subsegT subseg, float total_f, float target_f) | |
9790 | { | |
9791 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
9792 | if (! subseg_e) | |
9793 | subseg_e = add_subseg_info (seg, subseg); | |
9794 | subseg_e->total_freq = total_f; | |
9795 | subseg_e->target_freq = target_f; | |
9796 | } | |
9797 | ||
e0001a05 NC |
9798 | \f |
9799 | /* Segment Lists and emit_state Stuff. */ | |
9800 | ||
e0001a05 | 9801 | static void |
7fa3d080 | 9802 | xtensa_move_seg_list_to_beginning (seg_list *head) |
e0001a05 NC |
9803 | { |
9804 | head = head->next; | |
9805 | while (head) | |
9806 | { | |
9807 | segT literal_section = head->seg; | |
9808 | ||
9809 | /* Move the literal section to the front of the section list. */ | |
9810 | assert (literal_section); | |
69852798 AM |
9811 | if (literal_section != stdoutput->sections) |
9812 | { | |
9813 | bfd_section_list_remove (stdoutput, literal_section); | |
9814 | bfd_section_list_prepend (stdoutput, literal_section); | |
9815 | } | |
e0001a05 NC |
9816 | head = head->next; |
9817 | } | |
9818 | } | |
9819 | ||
9820 | ||
7fa3d080 BW |
9821 | static void mark_literal_frags (seg_list *); |
9822 | ||
9823 | static void | |
9824 | xtensa_move_literals (void) | |
e0001a05 NC |
9825 | { |
9826 | seg_list *segment; | |
9827 | frchainS *frchain_from, *frchain_to; | |
9828 | fragS *search_frag, *next_frag, *last_frag, *literal_pool, *insert_after; | |
9829 | fragS **frag_splice; | |
9830 | emit_state state; | |
9831 | segT dest_seg; | |
9832 | fixS *fix, *next_fix, **fix_splice; | |
82e7541d | 9833 | sym_list *lit; |
e0001a05 | 9834 | |
a7877748 | 9835 | mark_literal_frags (literal_head->next); |
e0001a05 NC |
9836 | |
9837 | if (use_literal_section) | |
9838 | return; | |
9839 | ||
74869ac7 | 9840 | for (segment = literal_head->next; segment; segment = segment->next) |
e0001a05 | 9841 | { |
74869ac7 BW |
9842 | /* Keep the literals for .init and .fini in separate sections. */ |
9843 | if (!strcmp (segment_name (segment->seg), INIT_SECTION_NAME) | |
9844 | || !strcmp (segment_name (segment->seg), FINI_SECTION_NAME)) | |
9845 | continue; | |
9846 | ||
e0001a05 NC |
9847 | frchain_from = seg_info (segment->seg)->frchainP; |
9848 | search_frag = frchain_from->frch_root; | |
9849 | literal_pool = NULL; | |
9850 | frchain_to = NULL; | |
9851 | frag_splice = &(frchain_from->frch_root); | |
9852 | ||
9853 | while (!search_frag->tc_frag_data.literal_frag) | |
9854 | { | |
9855 | assert (search_frag->fr_fix == 0 | |
9856 | || search_frag->fr_type == rs_align); | |
9857 | search_frag = search_frag->fr_next; | |
9858 | } | |
9859 | ||
9860 | assert (search_frag->tc_frag_data.literal_frag->fr_subtype | |
9861 | == RELAX_LITERAL_POOL_BEGIN); | |
9862 | xtensa_switch_section_emit_state (&state, segment->seg, 0); | |
9863 | ||
9864 | /* Make sure that all the frags in this series are closed, and | |
9865 | that there is at least one left over of zero-size. This | |
9866 | prevents us from making a segment with an frchain without any | |
9867 | frags in it. */ | |
9868 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 9869 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
9870 | last_frag = frag_now; |
9871 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 9872 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 | 9873 | |
43cd72b9 | 9874 | while (search_frag != frag_now) |
e0001a05 NC |
9875 | { |
9876 | next_frag = search_frag->fr_next; | |
9877 | ||
43cd72b9 | 9878 | /* First, move the frag out of the literal section and |
e0001a05 NC |
9879 | to the appropriate place. */ |
9880 | if (search_frag->tc_frag_data.literal_frag) | |
9881 | { | |
9882 | literal_pool = search_frag->tc_frag_data.literal_frag; | |
9883 | assert (literal_pool->fr_subtype == RELAX_LITERAL_POOL_BEGIN); | |
dd49a749 BW |
9884 | frchain_to = literal_pool->tc_frag_data.lit_frchain; |
9885 | assert (frchain_to); | |
e0001a05 | 9886 | } |
c48aaca0 | 9887 | insert_after = literal_pool->tc_frag_data.literal_frag; |
dd49a749 | 9888 | dest_seg = insert_after->fr_next->tc_frag_data.lit_seg; |
43cd72b9 | 9889 | |
e0001a05 NC |
9890 | *frag_splice = next_frag; |
9891 | search_frag->fr_next = insert_after->fr_next; | |
9892 | insert_after->fr_next = search_frag; | |
9893 | search_frag->tc_frag_data.lit_seg = dest_seg; | |
c48aaca0 | 9894 | literal_pool->tc_frag_data.literal_frag = search_frag; |
e0001a05 NC |
9895 | |
9896 | /* Now move any fixups associated with this frag to the | |
9897 | right section. */ | |
9898 | fix = frchain_from->fix_root; | |
9899 | fix_splice = &(frchain_from->fix_root); | |
9900 | while (fix) | |
9901 | { | |
9902 | next_fix = fix->fx_next; | |
9903 | if (fix->fx_frag == search_frag) | |
9904 | { | |
9905 | *fix_splice = next_fix; | |
9906 | fix->fx_next = frchain_to->fix_root; | |
9907 | frchain_to->fix_root = fix; | |
9908 | if (frchain_to->fix_tail == NULL) | |
9909 | frchain_to->fix_tail = fix; | |
9910 | } | |
9911 | else | |
9912 | fix_splice = &(fix->fx_next); | |
9913 | fix = next_fix; | |
9914 | } | |
9915 | search_frag = next_frag; | |
9916 | } | |
9917 | ||
9918 | if (frchain_from->fix_root != NULL) | |
9919 | { | |
9920 | frchain_from = seg_info (segment->seg)->frchainP; | |
9921 | as_warn (_("fixes not all moved from %s"), segment->seg->name); | |
9922 | ||
9923 | assert (frchain_from->fix_root == NULL); | |
9924 | } | |
9925 | frchain_from->fix_tail = NULL; | |
9926 | xtensa_restore_emit_state (&state); | |
e0001a05 NC |
9927 | } |
9928 | ||
82e7541d BW |
9929 | /* Now fix up the SEGMENT value for all the literal symbols. */ |
9930 | for (lit = literal_syms; lit; lit = lit->next) | |
9931 | { | |
9932 | symbolS *lit_sym = lit->sym; | |
9933 | segT dest_seg = symbol_get_frag (lit_sym)->tc_frag_data.lit_seg; | |
43cd72b9 BW |
9934 | if (dest_seg) |
9935 | S_SET_SEGMENT (lit_sym, dest_seg); | |
82e7541d | 9936 | } |
e0001a05 NC |
9937 | } |
9938 | ||
9939 | ||
a7877748 BW |
9940 | /* Walk over all the frags for segments in a list and mark them as |
9941 | containing literals. As clunky as this is, we can't rely on frag_var | |
9942 | and frag_variant to get called in all situations. */ | |
9943 | ||
9944 | static void | |
7fa3d080 | 9945 | mark_literal_frags (seg_list *segment) |
a7877748 BW |
9946 | { |
9947 | frchainS *frchain_from; | |
9948 | fragS *search_frag; | |
9949 | ||
9950 | while (segment) | |
9951 | { | |
9952 | frchain_from = seg_info (segment->seg)->frchainP; | |
9953 | search_frag = frchain_from->frch_root; | |
c138bc38 | 9954 | while (search_frag) |
a7877748 BW |
9955 | { |
9956 | search_frag->tc_frag_data.is_literal = TRUE; | |
9957 | search_frag = search_frag->fr_next; | |
9958 | } | |
9959 | segment = segment->next; | |
9960 | } | |
9961 | } | |
9962 | ||
9963 | ||
e0001a05 | 9964 | static void |
7fa3d080 | 9965 | xtensa_reorder_seg_list (seg_list *head, segT after) |
e0001a05 NC |
9966 | { |
9967 | /* Move all of the sections in the section list to come | |
9968 | after "after" in the gnu segment list. */ | |
9969 | ||
9970 | head = head->next; | |
9971 | while (head) | |
9972 | { | |
9973 | segT literal_section = head->seg; | |
9974 | ||
9975 | /* Move the literal section after "after". */ | |
9976 | assert (literal_section); | |
9977 | if (literal_section != after) | |
9978 | { | |
69852798 AM |
9979 | bfd_section_list_remove (stdoutput, literal_section); |
9980 | bfd_section_list_insert_after (stdoutput, after, literal_section); | |
e0001a05 NC |
9981 | } |
9982 | ||
9983 | head = head->next; | |
9984 | } | |
9985 | } | |
9986 | ||
9987 | ||
9988 | /* Push all the literal segments to the end of the gnu list. */ | |
9989 | ||
7fa3d080 BW |
9990 | static void |
9991 | xtensa_reorder_segments (void) | |
e0001a05 NC |
9992 | { |
9993 | segT sec; | |
b08b5071 | 9994 | segT last_sec = 0; |
e0001a05 NC |
9995 | int old_count = 0; |
9996 | int new_count = 0; | |
9997 | ||
9998 | for (sec = stdoutput->sections; sec != NULL; sec = sec->next) | |
b08b5071 BW |
9999 | { |
10000 | last_sec = sec; | |
10001 | old_count++; | |
10002 | } | |
e0001a05 NC |
10003 | |
10004 | /* Now that we have the last section, push all the literal | |
10005 | sections to the end. */ | |
e0001a05 | 10006 | xtensa_reorder_seg_list (literal_head, last_sec); |
e0001a05 NC |
10007 | |
10008 | /* Now perform the final error check. */ | |
10009 | for (sec = stdoutput->sections; sec != NULL; sec = sec->next) | |
10010 | new_count++; | |
10011 | assert (new_count == old_count); | |
10012 | } | |
10013 | ||
10014 | ||
e0001a05 NC |
10015 | /* Change the emit state (seg, subseg, and frag related stuff) to the |
10016 | correct location. Return a emit_state which can be passed to | |
10017 | xtensa_restore_emit_state to return to current fragment. */ | |
10018 | ||
7fa3d080 BW |
10019 | static void |
10020 | xtensa_switch_to_literal_fragment (emit_state *result) | |
43cd72b9 BW |
10021 | { |
10022 | if (directive_state[directive_absolute_literals]) | |
10023 | { | |
74869ac7 BW |
10024 | segT lit4_seg = cache_literal_section (TRUE); |
10025 | xtensa_switch_section_emit_state (result, lit4_seg, 0); | |
43cd72b9 BW |
10026 | } |
10027 | else | |
10028 | xtensa_switch_to_non_abs_literal_fragment (result); | |
10029 | ||
10030 | /* Do a 4-byte align here. */ | |
10031 | frag_align (2, 0, 0); | |
10032 | record_alignment (now_seg, 2); | |
10033 | } | |
10034 | ||
10035 | ||
7fa3d080 BW |
10036 | static void |
10037 | xtensa_switch_to_non_abs_literal_fragment (emit_state *result) | |
e0001a05 | 10038 | { |
e0001a05 NC |
10039 | static bfd_boolean recursive = FALSE; |
10040 | fragS *pool_location = get_literal_pool_location (now_seg); | |
74869ac7 | 10041 | segT lit_seg; |
c138bc38 | 10042 | bfd_boolean is_init = |
e0001a05 | 10043 | (now_seg && !strcmp (segment_name (now_seg), INIT_SECTION_NAME)); |
c138bc38 | 10044 | bfd_boolean is_fini = |
e0001a05 | 10045 | (now_seg && !strcmp (segment_name (now_seg), FINI_SECTION_NAME)); |
e0001a05 | 10046 | |
43cd72b9 BW |
10047 | if (pool_location == NULL |
10048 | && !use_literal_section | |
e0001a05 NC |
10049 | && !recursive |
10050 | && !is_init && ! is_fini) | |
10051 | { | |
43cd72b9 | 10052 | as_bad (_("literal pool location required for text-section-literals; specify with .literal_position")); |
74869ac7 BW |
10053 | |
10054 | /* When we mark a literal pool location, we want to put a frag in | |
10055 | the literal pool that points to it. But to do that, we want to | |
10056 | switch_to_literal_fragment. But literal sections don't have | |
10057 | literal pools, so their location is always null, so we would | |
10058 | recurse forever. This is kind of hacky, but it works. */ | |
10059 | ||
e0001a05 | 10060 | recursive = TRUE; |
61846f28 | 10061 | xtensa_mark_literal_pool_location (); |
e0001a05 NC |
10062 | recursive = FALSE; |
10063 | } | |
10064 | ||
74869ac7 BW |
10065 | lit_seg = cache_literal_section (FALSE); |
10066 | xtensa_switch_section_emit_state (result, lit_seg, 0); | |
e0001a05 | 10067 | |
43cd72b9 BW |
10068 | if (!use_literal_section |
10069 | && !is_init && !is_fini | |
10070 | && get_literal_pool_location (now_seg) != pool_location) | |
e0001a05 NC |
10071 | { |
10072 | /* Close whatever frag is there. */ | |
10073 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 10074 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
10075 | frag_now->tc_frag_data.literal_frag = pool_location; |
10076 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 10077 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 | 10078 | } |
e0001a05 NC |
10079 | } |
10080 | ||
10081 | ||
10082 | /* Call this function before emitting data into the literal section. | |
10083 | This is a helper function for xtensa_switch_to_literal_fragment. | |
10084 | This is similar to a .section new_now_seg subseg. */ | |
10085 | ||
7fa3d080 BW |
10086 | static void |
10087 | xtensa_switch_section_emit_state (emit_state *state, | |
10088 | segT new_now_seg, | |
10089 | subsegT new_now_subseg) | |
e0001a05 NC |
10090 | { |
10091 | state->name = now_seg->name; | |
10092 | state->now_seg = now_seg; | |
10093 | state->now_subseg = now_subseg; | |
10094 | state->generating_literals = generating_literals; | |
10095 | generating_literals++; | |
2b0210eb | 10096 | subseg_set (new_now_seg, new_now_subseg); |
e0001a05 NC |
10097 | } |
10098 | ||
10099 | ||
10100 | /* Use to restore the emitting into the normal place. */ | |
10101 | ||
7fa3d080 BW |
10102 | static void |
10103 | xtensa_restore_emit_state (emit_state *state) | |
e0001a05 NC |
10104 | { |
10105 | generating_literals = state->generating_literals; | |
2b0210eb | 10106 | subseg_set (state->now_seg, state->now_subseg); |
e0001a05 NC |
10107 | } |
10108 | ||
10109 | ||
74869ac7 | 10110 | /* Predicate function used to look up a section in a particular group. */ |
e0001a05 | 10111 | |
74869ac7 BW |
10112 | static bfd_boolean |
10113 | match_section_group (bfd *abfd ATTRIBUTE_UNUSED, asection *sec, void *inf) | |
e0001a05 | 10114 | { |
74869ac7 BW |
10115 | const char *gname = inf; |
10116 | const char *group_name = elf_group_name (sec); | |
10117 | ||
10118 | return (group_name == gname | |
10119 | || (group_name != NULL | |
10120 | && gname != NULL | |
10121 | && strcmp (group_name, gname) == 0)); | |
10122 | } | |
e0001a05 | 10123 | |
e0001a05 | 10124 | |
74869ac7 BW |
10125 | /* Get the literal section to be used for the current text section. |
10126 | The result may be cached in the default_lit_sections structure. */ | |
10127 | ||
10128 | static segT | |
10129 | cache_literal_section (bfd_boolean use_abs_literals) | |
10130 | { | |
10131 | const char *text_name, *group_name = 0; | |
10132 | char *base_name, *name, *suffix; | |
10133 | segT *pcached; | |
10134 | segT seg, current_section; | |
10135 | int current_subsec; | |
10136 | bfd_boolean linkonce = FALSE; | |
10137 | ||
10138 | /* Save the current section/subsection. */ | |
10139 | current_section = now_seg; | |
10140 | current_subsec = now_subseg; | |
10141 | ||
10142 | /* Clear the cached values if they are no longer valid. */ | |
10143 | if (now_seg != default_lit_sections.current_text_seg) | |
b08b5071 | 10144 | { |
74869ac7 BW |
10145 | default_lit_sections.current_text_seg = now_seg; |
10146 | default_lit_sections.lit_seg = NULL; | |
10147 | default_lit_sections.lit4_seg = NULL; | |
10148 | } | |
10149 | ||
10150 | /* Check if the literal section is already cached. */ | |
10151 | if (use_abs_literals) | |
10152 | pcached = &default_lit_sections.lit4_seg; | |
10153 | else | |
10154 | pcached = &default_lit_sections.lit_seg; | |
10155 | ||
10156 | if (*pcached) | |
10157 | return *pcached; | |
10158 | ||
10159 | text_name = default_lit_sections.lit_prefix; | |
10160 | if (! text_name || ! *text_name) | |
10161 | { | |
10162 | text_name = segment_name (current_section); | |
10163 | group_name = elf_group_name (current_section); | |
10164 | linkonce = (current_section->flags & SEC_LINK_ONCE) != 0; | |
10165 | } | |
10166 | ||
10167 | base_name = use_abs_literals ? ".lit4" : ".literal"; | |
10168 | if (group_name) | |
10169 | { | |
10170 | name = xmalloc (strlen (base_name) + strlen (group_name) + 2); | |
10171 | sprintf (name, "%s.%s", base_name, group_name); | |
10172 | } | |
10173 | else if (strncmp (text_name, ".gnu.linkonce.", linkonce_len) == 0) | |
10174 | { | |
10175 | suffix = strchr (text_name + linkonce_len, '.'); | |
10176 | ||
10177 | name = xmalloc (linkonce_len + strlen (base_name) + 1 | |
10178 | + (suffix ? strlen (suffix) : 0)); | |
10179 | strcpy (name, ".gnu.linkonce"); | |
10180 | strcat (name, base_name); | |
10181 | if (suffix) | |
10182 | strcat (name, suffix); | |
10183 | linkonce = TRUE; | |
10184 | } | |
10185 | else | |
10186 | { | |
10187 | /* If the section name ends with ".text", then replace that suffix | |
10188 | instead of appending an additional suffix. */ | |
10189 | size_t len = strlen (text_name); | |
10190 | if (len >= 5 && strcmp (text_name + len - 5, ".text") == 0) | |
10191 | len -= 5; | |
10192 | ||
10193 | name = xmalloc (len + strlen (base_name) + 1); | |
10194 | strcpy (name, text_name); | |
10195 | strcpy (name + len, base_name); | |
b08b5071 | 10196 | } |
e0001a05 | 10197 | |
74869ac7 BW |
10198 | /* Canonicalize section names to allow renaming literal sections. |
10199 | The group name, if any, came from the current text section and | |
10200 | has already been canonicalized. */ | |
10201 | name = tc_canonicalize_symbol_name (name); | |
10202 | ||
10203 | seg = bfd_get_section_by_name_if (stdoutput, name, match_section_group, | |
10204 | (void *) group_name); | |
10205 | if (! seg) | |
e0001a05 | 10206 | { |
74869ac7 BW |
10207 | flagword flags; |
10208 | ||
10209 | seg = subseg_force_new (name, 0); | |
10210 | ||
10211 | if (! use_abs_literals) | |
b08b5071 | 10212 | { |
74869ac7 | 10213 | /* Add the newly created literal segment to the list. */ |
b08b5071 BW |
10214 | seg_list *n = (seg_list *) xmalloc (sizeof (seg_list)); |
10215 | n->seg = seg; | |
74869ac7 BW |
10216 | n->next = literal_head->next; |
10217 | literal_head->next = n; | |
b08b5071 | 10218 | } |
74869ac7 BW |
10219 | |
10220 | flags = (SEC_HAS_CONTENTS | SEC_READONLY | SEC_ALLOC | SEC_LOAD | |
10221 | | (linkonce ? (SEC_LINK_ONCE | SEC_LINK_DUPLICATES_DISCARD) : 0) | |
10222 | | (use_abs_literals ? SEC_DATA : SEC_CODE)); | |
10223 | ||
10224 | elf_group_name (seg) = group_name; | |
10225 | ||
10226 | bfd_set_section_flags (stdoutput, seg, flags); | |
b08b5071 | 10227 | bfd_set_section_alignment (stdoutput, seg, 2); |
e0001a05 NC |
10228 | } |
10229 | ||
74869ac7 | 10230 | *pcached = seg; |
b08b5071 | 10231 | subseg_set (current_section, current_subsec); |
74869ac7 | 10232 | return seg; |
e0001a05 NC |
10233 | } |
10234 | ||
43cd72b9 BW |
10235 | \f |
10236 | /* Property Tables Stuff. */ | |
10237 | ||
7fa3d080 BW |
10238 | #define XTENSA_INSN_SEC_NAME ".xt.insn" |
10239 | #define XTENSA_LIT_SEC_NAME ".xt.lit" | |
10240 | #define XTENSA_PROP_SEC_NAME ".xt.prop" | |
10241 | ||
10242 | typedef bfd_boolean (*frag_predicate) (const fragS *); | |
10243 | typedef void (*frag_flags_fn) (const fragS *, frag_flags *); | |
10244 | ||
b08b5071 | 10245 | static bfd_boolean get_frag_is_literal (const fragS *); |
7fa3d080 BW |
10246 | static void xtensa_create_property_segments |
10247 | (frag_predicate, frag_predicate, const char *, xt_section_type); | |
10248 | static void xtensa_create_xproperty_segments | |
10249 | (frag_flags_fn, const char *, xt_section_type); | |
7fa3d080 BW |
10250 | static bfd_boolean section_has_property (segT, frag_predicate); |
10251 | static bfd_boolean section_has_xproperty (segT, frag_flags_fn); | |
10252 | static void add_xt_block_frags | |
542f8b94 | 10253 | (segT, xtensa_block_info **, frag_predicate, frag_predicate); |
7fa3d080 BW |
10254 | static bfd_boolean xtensa_frag_flags_is_empty (const frag_flags *); |
10255 | static void xtensa_frag_flags_init (frag_flags *); | |
10256 | static void get_frag_property_flags (const fragS *, frag_flags *); | |
10257 | static bfd_vma frag_flags_to_number (const frag_flags *); | |
542f8b94 | 10258 | static void add_xt_prop_frags (segT, xtensa_block_info **, frag_flags_fn); |
7fa3d080 BW |
10259 | |
10260 | /* Set up property tables after relaxation. */ | |
10261 | ||
10262 | void | |
10263 | xtensa_post_relax_hook (void) | |
10264 | { | |
10265 | xtensa_move_seg_list_to_beginning (literal_head); | |
7fa3d080 BW |
10266 | |
10267 | xtensa_find_unmarked_state_frags (); | |
99ded152 | 10268 | xtensa_mark_frags_for_org (); |
6a7eedfe | 10269 | xtensa_mark_difference_of_two_symbols (); |
7fa3d080 | 10270 | |
b29757dc BW |
10271 | xtensa_create_property_segments (get_frag_is_literal, |
10272 | NULL, | |
10273 | XTENSA_LIT_SEC_NAME, | |
10274 | xt_literal_sec); | |
7fa3d080 BW |
10275 | xtensa_create_xproperty_segments (get_frag_property_flags, |
10276 | XTENSA_PROP_SEC_NAME, | |
10277 | xt_prop_sec); | |
10278 | ||
10279 | if (warn_unaligned_branch_targets) | |
10280 | bfd_map_over_sections (stdoutput, xtensa_find_unaligned_branch_targets, 0); | |
10281 | bfd_map_over_sections (stdoutput, xtensa_find_unaligned_loops, 0); | |
10282 | } | |
10283 | ||
10284 | ||
43cd72b9 BW |
10285 | /* This function is only meaningful after xtensa_move_literals. */ |
10286 | ||
10287 | static bfd_boolean | |
7fa3d080 | 10288 | get_frag_is_literal (const fragS *fragP) |
43cd72b9 BW |
10289 | { |
10290 | assert (fragP != NULL); | |
10291 | return fragP->tc_frag_data.is_literal; | |
10292 | } | |
10293 | ||
10294 | ||
43cd72b9 | 10295 | static void |
7fa3d080 BW |
10296 | xtensa_create_property_segments (frag_predicate property_function, |
10297 | frag_predicate end_property_function, | |
10298 | const char *section_name_base, | |
10299 | xt_section_type sec_type) | |
43cd72b9 BW |
10300 | { |
10301 | segT *seclist; | |
10302 | ||
10303 | /* Walk over all of the current segments. | |
10304 | Walk over each fragment | |
10305 | For each non-empty fragment, | |
10306 | Build a property record (append where possible). */ | |
10307 | ||
10308 | for (seclist = &stdoutput->sections; | |
10309 | seclist && *seclist; | |
10310 | seclist = &(*seclist)->next) | |
10311 | { | |
10312 | segT sec = *seclist; | |
10313 | flagword flags; | |
10314 | ||
10315 | flags = bfd_get_section_flags (stdoutput, sec); | |
10316 | if (flags & SEC_DEBUGGING) | |
10317 | continue; | |
10318 | if (!(flags & SEC_ALLOC)) | |
10319 | continue; | |
10320 | ||
10321 | if (section_has_property (sec, property_function)) | |
10322 | { | |
542f8b94 BW |
10323 | segment_info_type *xt_seg_info; |
10324 | xtensa_block_info **xt_blocks; | |
10325 | segT prop_sec = xtensa_get_property_section (sec, section_name_base); | |
10326 | ||
10327 | prop_sec->output_section = prop_sec; | |
10328 | subseg_set (prop_sec, 0); | |
10329 | xt_seg_info = seg_info (prop_sec); | |
10330 | xt_blocks = &xt_seg_info->tc_segment_info_data.blocks[sec_type]; | |
10331 | ||
43cd72b9 | 10332 | /* Walk over all of the frchains here and add new sections. */ |
542f8b94 | 10333 | add_xt_block_frags (sec, xt_blocks, property_function, |
43cd72b9 BW |
10334 | end_property_function); |
10335 | } | |
10336 | } | |
10337 | ||
10338 | /* Now we fill them out.... */ | |
10339 | ||
10340 | for (seclist = &stdoutput->sections; | |
10341 | seclist && *seclist; | |
10342 | seclist = &(*seclist)->next) | |
10343 | { | |
10344 | segment_info_type *seginfo; | |
10345 | xtensa_block_info *block; | |
10346 | segT sec = *seclist; | |
10347 | ||
10348 | seginfo = seg_info (sec); | |
10349 | block = seginfo->tc_segment_info_data.blocks[sec_type]; | |
10350 | ||
10351 | if (block) | |
10352 | { | |
10353 | xtensa_block_info *cur_block; | |
43cd72b9 | 10354 | int num_recs = 0; |
d77b99c9 | 10355 | bfd_size_type rec_size; |
43cd72b9 BW |
10356 | |
10357 | for (cur_block = block; cur_block; cur_block = cur_block->next) | |
10358 | num_recs++; | |
10359 | ||
10360 | rec_size = num_recs * 8; | |
10361 | bfd_set_section_size (stdoutput, sec, rec_size); | |
10362 | ||
43cd72b9 BW |
10363 | if (num_recs) |
10364 | { | |
43cd72b9 | 10365 | char *frag_data; |
542f8b94 | 10366 | int i; |
43cd72b9 | 10367 | |
542f8b94 BW |
10368 | subseg_set (sec, 0); |
10369 | frag_data = frag_more (rec_size); | |
43cd72b9 | 10370 | cur_block = block; |
43cd72b9 BW |
10371 | for (i = 0; i < num_recs; i++) |
10372 | { | |
542f8b94 | 10373 | fixS *fix; |
e0001a05 | 10374 | |
43cd72b9 | 10375 | /* Write the fixup. */ |
542f8b94 BW |
10376 | assert (cur_block); |
10377 | fix = fix_new (frag_now, i * 8, 4, | |
10378 | section_symbol (cur_block->sec), | |
10379 | cur_block->offset, | |
10380 | FALSE, BFD_RELOC_32); | |
10381 | fix->fx_file = "<internal>"; | |
43cd72b9 | 10382 | fix->fx_line = 0; |
e0001a05 | 10383 | |
43cd72b9 | 10384 | /* Write the length. */ |
542f8b94 | 10385 | md_number_to_chars (&frag_data[4 + i * 8], |
43cd72b9 BW |
10386 | cur_block->size, 4); |
10387 | cur_block = cur_block->next; | |
10388 | } | |
542f8b94 BW |
10389 | frag_wane (frag_now); |
10390 | frag_new (0); | |
10391 | frag_wane (frag_now); | |
43cd72b9 BW |
10392 | } |
10393 | } | |
10394 | } | |
e0001a05 NC |
10395 | } |
10396 | ||
10397 | ||
7fa3d080 BW |
10398 | static void |
10399 | xtensa_create_xproperty_segments (frag_flags_fn flag_fn, | |
10400 | const char *section_name_base, | |
10401 | xt_section_type sec_type) | |
e0001a05 NC |
10402 | { |
10403 | segT *seclist; | |
10404 | ||
10405 | /* Walk over all of the current segments. | |
43cd72b9 BW |
10406 | Walk over each fragment. |
10407 | For each fragment that has instructions, | |
10408 | build an instruction record (append where possible). */ | |
e0001a05 NC |
10409 | |
10410 | for (seclist = &stdoutput->sections; | |
10411 | seclist && *seclist; | |
10412 | seclist = &(*seclist)->next) | |
10413 | { | |
10414 | segT sec = *seclist; | |
43cd72b9 BW |
10415 | flagword flags; |
10416 | ||
10417 | flags = bfd_get_section_flags (stdoutput, sec); | |
6624cbde BW |
10418 | if ((flags & SEC_DEBUGGING) |
10419 | || !(flags & SEC_ALLOC) | |
10420 | || (flags & SEC_MERGE)) | |
43cd72b9 BW |
10421 | continue; |
10422 | ||
10423 | if (section_has_xproperty (sec, flag_fn)) | |
e0001a05 | 10424 | { |
542f8b94 BW |
10425 | segment_info_type *xt_seg_info; |
10426 | xtensa_block_info **xt_blocks; | |
10427 | segT prop_sec = xtensa_get_property_section (sec, section_name_base); | |
10428 | ||
10429 | prop_sec->output_section = prop_sec; | |
10430 | subseg_set (prop_sec, 0); | |
10431 | xt_seg_info = seg_info (prop_sec); | |
10432 | xt_blocks = &xt_seg_info->tc_segment_info_data.blocks[sec_type]; | |
10433 | ||
e0001a05 | 10434 | /* Walk over all of the frchains here and add new sections. */ |
542f8b94 | 10435 | add_xt_prop_frags (sec, xt_blocks, flag_fn); |
e0001a05 NC |
10436 | } |
10437 | } | |
10438 | ||
10439 | /* Now we fill them out.... */ | |
10440 | ||
10441 | for (seclist = &stdoutput->sections; | |
10442 | seclist && *seclist; | |
10443 | seclist = &(*seclist)->next) | |
10444 | { | |
10445 | segment_info_type *seginfo; | |
10446 | xtensa_block_info *block; | |
10447 | segT sec = *seclist; | |
43cd72b9 | 10448 | |
e0001a05 NC |
10449 | seginfo = seg_info (sec); |
10450 | block = seginfo->tc_segment_info_data.blocks[sec_type]; | |
10451 | ||
10452 | if (block) | |
10453 | { | |
10454 | xtensa_block_info *cur_block; | |
43cd72b9 | 10455 | int num_recs = 0; |
d77b99c9 | 10456 | bfd_size_type rec_size; |
e0001a05 NC |
10457 | |
10458 | for (cur_block = block; cur_block; cur_block = cur_block->next) | |
10459 | num_recs++; | |
10460 | ||
43cd72b9 | 10461 | rec_size = num_recs * (8 + 4); |
e0001a05 | 10462 | bfd_set_section_size (stdoutput, sec, rec_size); |
43cd72b9 BW |
10463 | /* elf_section_data (sec)->this_hdr.sh_entsize = 12; */ |
10464 | ||
e0001a05 NC |
10465 | if (num_recs) |
10466 | { | |
e0001a05 | 10467 | char *frag_data; |
542f8b94 | 10468 | int i; |
e0001a05 | 10469 | |
542f8b94 BW |
10470 | subseg_set (sec, 0); |
10471 | frag_data = frag_more (rec_size); | |
e0001a05 | 10472 | cur_block = block; |
e0001a05 NC |
10473 | for (i = 0; i < num_recs; i++) |
10474 | { | |
542f8b94 | 10475 | fixS *fix; |
e0001a05 NC |
10476 | |
10477 | /* Write the fixup. */ | |
542f8b94 BW |
10478 | assert (cur_block); |
10479 | fix = fix_new (frag_now, i * 12, 4, | |
10480 | section_symbol (cur_block->sec), | |
10481 | cur_block->offset, | |
10482 | FALSE, BFD_RELOC_32); | |
10483 | fix->fx_file = "<internal>"; | |
e0001a05 NC |
10484 | fix->fx_line = 0; |
10485 | ||
10486 | /* Write the length. */ | |
542f8b94 | 10487 | md_number_to_chars (&frag_data[4 + i * 12], |
e0001a05 | 10488 | cur_block->size, 4); |
542f8b94 | 10489 | md_number_to_chars (&frag_data[8 + i * 12], |
43cd72b9 BW |
10490 | frag_flags_to_number (&cur_block->flags), |
10491 | 4); | |
e0001a05 NC |
10492 | cur_block = cur_block->next; |
10493 | } | |
542f8b94 BW |
10494 | frag_wane (frag_now); |
10495 | frag_new (0); | |
10496 | frag_wane (frag_now); | |
e0001a05 NC |
10497 | } |
10498 | } | |
10499 | } | |
10500 | } | |
10501 | ||
10502 | ||
7fa3d080 BW |
10503 | static bfd_boolean |
10504 | section_has_property (segT sec, frag_predicate property_function) | |
e0001a05 NC |
10505 | { |
10506 | segment_info_type *seginfo = seg_info (sec); | |
10507 | fragS *fragP; | |
10508 | ||
10509 | if (seginfo && seginfo->frchainP) | |
10510 | { | |
10511 | for (fragP = seginfo->frchainP->frch_root; fragP; fragP = fragP->fr_next) | |
10512 | { | |
10513 | if (property_function (fragP) | |
10514 | && (fragP->fr_type != rs_fill || fragP->fr_fix != 0)) | |
10515 | return TRUE; | |
10516 | } | |
10517 | } | |
10518 | return FALSE; | |
10519 | } | |
10520 | ||
10521 | ||
7fa3d080 BW |
10522 | static bfd_boolean |
10523 | section_has_xproperty (segT sec, frag_flags_fn property_function) | |
43cd72b9 BW |
10524 | { |
10525 | segment_info_type *seginfo = seg_info (sec); | |
10526 | fragS *fragP; | |
10527 | ||
10528 | if (seginfo && seginfo->frchainP) | |
10529 | { | |
10530 | for (fragP = seginfo->frchainP->frch_root; fragP; fragP = fragP->fr_next) | |
10531 | { | |
10532 | frag_flags prop_flags; | |
10533 | property_function (fragP, &prop_flags); | |
10534 | if (!xtensa_frag_flags_is_empty (&prop_flags)) | |
10535 | return TRUE; | |
10536 | } | |
10537 | } | |
10538 | return FALSE; | |
10539 | } | |
10540 | ||
10541 | ||
e0001a05 NC |
10542 | /* Two types of block sections exist right now: literal and insns. */ |
10543 | ||
7fa3d080 BW |
10544 | static void |
10545 | add_xt_block_frags (segT sec, | |
7fa3d080 BW |
10546 | xtensa_block_info **xt_block, |
10547 | frag_predicate property_function, | |
10548 | frag_predicate end_property_function) | |
e0001a05 | 10549 | { |
e0001a05 NC |
10550 | bfd_vma seg_offset; |
10551 | fragS *fragP; | |
10552 | ||
e0001a05 NC |
10553 | /* Build it if needed. */ |
10554 | while (*xt_block != NULL) | |
10555 | xt_block = &(*xt_block)->next; | |
10556 | /* We are either at NULL at the beginning or at the end. */ | |
10557 | ||
10558 | /* Walk through the frags. */ | |
10559 | seg_offset = 0; | |
10560 | ||
542f8b94 | 10561 | if (seg_info (sec)->frchainP) |
e0001a05 | 10562 | { |
542f8b94 | 10563 | for (fragP = seg_info (sec)->frchainP->frch_root; |
e0001a05 NC |
10564 | fragP; |
10565 | fragP = fragP->fr_next) | |
10566 | { | |
10567 | if (property_function (fragP) | |
10568 | && (fragP->fr_type != rs_fill || fragP->fr_fix != 0)) | |
10569 | { | |
10570 | if (*xt_block != NULL) | |
10571 | { | |
10572 | if ((*xt_block)->offset + (*xt_block)->size | |
10573 | == fragP->fr_address) | |
10574 | (*xt_block)->size += fragP->fr_fix; | |
10575 | else | |
10576 | xt_block = &((*xt_block)->next); | |
10577 | } | |
10578 | if (*xt_block == NULL) | |
10579 | { | |
43cd72b9 BW |
10580 | xtensa_block_info *new_block = (xtensa_block_info *) |
10581 | xmalloc (sizeof (xtensa_block_info)); | |
10582 | new_block->sec = sec; | |
10583 | new_block->offset = fragP->fr_address; | |
10584 | new_block->size = fragP->fr_fix; | |
10585 | new_block->next = NULL; | |
10586 | xtensa_frag_flags_init (&new_block->flags); | |
10587 | *xt_block = new_block; | |
10588 | } | |
10589 | if (end_property_function | |
10590 | && end_property_function (fragP)) | |
10591 | { | |
10592 | xt_block = &((*xt_block)->next); | |
10593 | } | |
10594 | } | |
10595 | } | |
10596 | } | |
10597 | } | |
10598 | ||
10599 | ||
10600 | /* Break the encapsulation of add_xt_prop_frags here. */ | |
10601 | ||
7fa3d080 BW |
10602 | static bfd_boolean |
10603 | xtensa_frag_flags_is_empty (const frag_flags *prop_flags) | |
43cd72b9 BW |
10604 | { |
10605 | if (prop_flags->is_literal | |
10606 | || prop_flags->is_insn | |
10607 | || prop_flags->is_data | |
10608 | || prop_flags->is_unreachable) | |
10609 | return FALSE; | |
10610 | return TRUE; | |
10611 | } | |
10612 | ||
10613 | ||
7fa3d080 BW |
10614 | static void |
10615 | xtensa_frag_flags_init (frag_flags *prop_flags) | |
43cd72b9 BW |
10616 | { |
10617 | memset (prop_flags, 0, sizeof (frag_flags)); | |
10618 | } | |
10619 | ||
10620 | ||
7fa3d080 BW |
10621 | static void |
10622 | get_frag_property_flags (const fragS *fragP, frag_flags *prop_flags) | |
43cd72b9 BW |
10623 | { |
10624 | xtensa_frag_flags_init (prop_flags); | |
10625 | if (fragP->tc_frag_data.is_literal) | |
10626 | prop_flags->is_literal = TRUE; | |
99ded152 BW |
10627 | if (fragP->tc_frag_data.is_specific_opcode |
10628 | || fragP->tc_frag_data.is_no_transform) | |
10629 | prop_flags->is_no_transform = TRUE; | |
43cd72b9 | 10630 | if (fragP->tc_frag_data.is_unreachable) |
7fa3d080 | 10631 | prop_flags->is_unreachable = TRUE; |
43cd72b9 BW |
10632 | else if (fragP->tc_frag_data.is_insn) |
10633 | { | |
10634 | prop_flags->is_insn = TRUE; | |
10635 | if (fragP->tc_frag_data.is_loop_target) | |
10636 | prop_flags->insn.is_loop_target = TRUE; | |
10637 | if (fragP->tc_frag_data.is_branch_target) | |
10638 | prop_flags->insn.is_branch_target = TRUE; | |
43cd72b9 BW |
10639 | if (fragP->tc_frag_data.is_no_density) |
10640 | prop_flags->insn.is_no_density = TRUE; | |
10641 | if (fragP->tc_frag_data.use_absolute_literals) | |
10642 | prop_flags->insn.is_abslit = TRUE; | |
10643 | } | |
10644 | if (fragP->tc_frag_data.is_align) | |
10645 | { | |
10646 | prop_flags->is_align = TRUE; | |
10647 | prop_flags->alignment = fragP->tc_frag_data.alignment; | |
10648 | if (xtensa_frag_flags_is_empty (prop_flags)) | |
10649 | prop_flags->is_data = TRUE; | |
10650 | } | |
10651 | } | |
10652 | ||
10653 | ||
7fa3d080 BW |
10654 | static bfd_vma |
10655 | frag_flags_to_number (const frag_flags *prop_flags) | |
43cd72b9 BW |
10656 | { |
10657 | bfd_vma num = 0; | |
10658 | if (prop_flags->is_literal) | |
10659 | num |= XTENSA_PROP_LITERAL; | |
10660 | if (prop_flags->is_insn) | |
10661 | num |= XTENSA_PROP_INSN; | |
10662 | if (prop_flags->is_data) | |
10663 | num |= XTENSA_PROP_DATA; | |
10664 | if (prop_flags->is_unreachable) | |
10665 | num |= XTENSA_PROP_UNREACHABLE; | |
10666 | if (prop_flags->insn.is_loop_target) | |
10667 | num |= XTENSA_PROP_INSN_LOOP_TARGET; | |
10668 | if (prop_flags->insn.is_branch_target) | |
10669 | { | |
10670 | num |= XTENSA_PROP_INSN_BRANCH_TARGET; | |
10671 | num = SET_XTENSA_PROP_BT_ALIGN (num, prop_flags->insn.bt_align_priority); | |
10672 | } | |
10673 | ||
10674 | if (prop_flags->insn.is_no_density) | |
10675 | num |= XTENSA_PROP_INSN_NO_DENSITY; | |
99ded152 BW |
10676 | if (prop_flags->is_no_transform) |
10677 | num |= XTENSA_PROP_NO_TRANSFORM; | |
43cd72b9 BW |
10678 | if (prop_flags->insn.is_no_reorder) |
10679 | num |= XTENSA_PROP_INSN_NO_REORDER; | |
10680 | if (prop_flags->insn.is_abslit) | |
10681 | num |= XTENSA_PROP_INSN_ABSLIT; | |
10682 | ||
10683 | if (prop_flags->is_align) | |
10684 | { | |
10685 | num |= XTENSA_PROP_ALIGN; | |
10686 | num = SET_XTENSA_PROP_ALIGNMENT (num, prop_flags->alignment); | |
10687 | } | |
10688 | ||
10689 | return num; | |
10690 | } | |
10691 | ||
10692 | ||
10693 | static bfd_boolean | |
7fa3d080 BW |
10694 | xtensa_frag_flags_combinable (const frag_flags *prop_flags_1, |
10695 | const frag_flags *prop_flags_2) | |
43cd72b9 BW |
10696 | { |
10697 | /* Cannot combine with an end marker. */ | |
10698 | ||
10699 | if (prop_flags_1->is_literal != prop_flags_2->is_literal) | |
10700 | return FALSE; | |
10701 | if (prop_flags_1->is_insn != prop_flags_2->is_insn) | |
10702 | return FALSE; | |
10703 | if (prop_flags_1->is_data != prop_flags_2->is_data) | |
10704 | return FALSE; | |
10705 | ||
10706 | if (prop_flags_1->is_insn) | |
10707 | { | |
10708 | /* Properties of the beginning of the frag. */ | |
10709 | if (prop_flags_2->insn.is_loop_target) | |
10710 | return FALSE; | |
10711 | if (prop_flags_2->insn.is_branch_target) | |
10712 | return FALSE; | |
10713 | if (prop_flags_1->insn.is_no_density != | |
10714 | prop_flags_2->insn.is_no_density) | |
10715 | return FALSE; | |
99ded152 BW |
10716 | if (prop_flags_1->is_no_transform != |
10717 | prop_flags_2->is_no_transform) | |
43cd72b9 BW |
10718 | return FALSE; |
10719 | if (prop_flags_1->insn.is_no_reorder != | |
10720 | prop_flags_2->insn.is_no_reorder) | |
10721 | return FALSE; | |
10722 | if (prop_flags_1->insn.is_abslit != | |
10723 | prop_flags_2->insn.is_abslit) | |
10724 | return FALSE; | |
10725 | } | |
10726 | ||
10727 | if (prop_flags_1->is_align) | |
10728 | return FALSE; | |
10729 | ||
10730 | return TRUE; | |
10731 | } | |
10732 | ||
10733 | ||
7fa3d080 BW |
10734 | static bfd_vma |
10735 | xt_block_aligned_size (const xtensa_block_info *xt_block) | |
43cd72b9 BW |
10736 | { |
10737 | bfd_vma end_addr; | |
d77b99c9 | 10738 | unsigned align_bits; |
43cd72b9 BW |
10739 | |
10740 | if (!xt_block->flags.is_align) | |
10741 | return xt_block->size; | |
10742 | ||
10743 | end_addr = xt_block->offset + xt_block->size; | |
10744 | align_bits = xt_block->flags.alignment; | |
10745 | end_addr = ((end_addr + ((1 << align_bits) -1)) >> align_bits) << align_bits; | |
10746 | return end_addr - xt_block->offset; | |
10747 | } | |
10748 | ||
10749 | ||
10750 | static bfd_boolean | |
7fa3d080 BW |
10751 | xtensa_xt_block_combine (xtensa_block_info *xt_block, |
10752 | const xtensa_block_info *xt_block_2) | |
43cd72b9 BW |
10753 | { |
10754 | if (xt_block->sec != xt_block_2->sec) | |
10755 | return FALSE; | |
10756 | if (xt_block->offset + xt_block_aligned_size (xt_block) | |
10757 | != xt_block_2->offset) | |
10758 | return FALSE; | |
10759 | ||
10760 | if (xt_block_2->size == 0 | |
10761 | && (!xt_block_2->flags.is_unreachable | |
10762 | || xt_block->flags.is_unreachable)) | |
10763 | { | |
10764 | if (xt_block_2->flags.is_align | |
10765 | && xt_block->flags.is_align) | |
10766 | { | |
10767 | /* Nothing needed. */ | |
10768 | if (xt_block->flags.alignment >= xt_block_2->flags.alignment) | |
10769 | return TRUE; | |
10770 | } | |
10771 | else | |
10772 | { | |
10773 | if (xt_block_2->flags.is_align) | |
10774 | { | |
10775 | /* Push alignment to previous entry. */ | |
10776 | xt_block->flags.is_align = xt_block_2->flags.is_align; | |
10777 | xt_block->flags.alignment = xt_block_2->flags.alignment; | |
10778 | } | |
10779 | return TRUE; | |
10780 | } | |
10781 | } | |
10782 | if (!xtensa_frag_flags_combinable (&xt_block->flags, | |
10783 | &xt_block_2->flags)) | |
10784 | return FALSE; | |
10785 | ||
10786 | xt_block->size += xt_block_2->size; | |
10787 | ||
10788 | if (xt_block_2->flags.is_align) | |
10789 | { | |
10790 | xt_block->flags.is_align = TRUE; | |
10791 | xt_block->flags.alignment = xt_block_2->flags.alignment; | |
10792 | } | |
10793 | ||
10794 | return TRUE; | |
10795 | } | |
10796 | ||
10797 | ||
7fa3d080 BW |
10798 | static void |
10799 | add_xt_prop_frags (segT sec, | |
7fa3d080 BW |
10800 | xtensa_block_info **xt_block, |
10801 | frag_flags_fn property_function) | |
43cd72b9 | 10802 | { |
43cd72b9 BW |
10803 | bfd_vma seg_offset; |
10804 | fragS *fragP; | |
10805 | ||
43cd72b9 BW |
10806 | /* Build it if needed. */ |
10807 | while (*xt_block != NULL) | |
10808 | { | |
10809 | xt_block = &(*xt_block)->next; | |
10810 | } | |
10811 | /* We are either at NULL at the beginning or at the end. */ | |
10812 | ||
10813 | /* Walk through the frags. */ | |
10814 | seg_offset = 0; | |
10815 | ||
542f8b94 | 10816 | if (seg_info (sec)->frchainP) |
43cd72b9 | 10817 | { |
542f8b94 | 10818 | for (fragP = seg_info (sec)->frchainP->frch_root; fragP; |
43cd72b9 BW |
10819 | fragP = fragP->fr_next) |
10820 | { | |
10821 | xtensa_block_info tmp_block; | |
10822 | tmp_block.sec = sec; | |
10823 | tmp_block.offset = fragP->fr_address; | |
10824 | tmp_block.size = fragP->fr_fix; | |
10825 | tmp_block.next = NULL; | |
10826 | property_function (fragP, &tmp_block.flags); | |
10827 | ||
10828 | if (!xtensa_frag_flags_is_empty (&tmp_block.flags)) | |
10829 | /* && fragP->fr_fix != 0) */ | |
10830 | { | |
10831 | if ((*xt_block) == NULL | |
10832 | || !xtensa_xt_block_combine (*xt_block, &tmp_block)) | |
10833 | { | |
10834 | xtensa_block_info *new_block; | |
10835 | if ((*xt_block) != NULL) | |
10836 | xt_block = &(*xt_block)->next; | |
10837 | new_block = (xtensa_block_info *) | |
10838 | xmalloc (sizeof (xtensa_block_info)); | |
10839 | *new_block = tmp_block; | |
10840 | *xt_block = new_block; | |
10841 | } | |
10842 | } | |
10843 | } | |
10844 | } | |
10845 | } | |
10846 | ||
10847 | \f | |
10848 | /* op_placement_info_table */ | |
10849 | ||
10850 | /* op_placement_info makes it easier to determine which | |
10851 | ops can go in which slots. */ | |
10852 | ||
10853 | static void | |
7fa3d080 | 10854 | init_op_placement_info_table (void) |
43cd72b9 BW |
10855 | { |
10856 | xtensa_isa isa = xtensa_default_isa; | |
10857 | xtensa_insnbuf ibuf = xtensa_insnbuf_alloc (isa); | |
10858 | xtensa_opcode opcode; | |
10859 | xtensa_format fmt; | |
10860 | int slot; | |
10861 | int num_opcodes = xtensa_isa_num_opcodes (isa); | |
10862 | ||
10863 | op_placement_table = (op_placement_info_table) | |
10864 | xmalloc (sizeof (op_placement_info) * num_opcodes); | |
10865 | assert (xtensa_isa_num_formats (isa) < MAX_FORMATS); | |
10866 | ||
10867 | for (opcode = 0; opcode < num_opcodes; opcode++) | |
10868 | { | |
10869 | op_placement_info *opi = &op_placement_table[opcode]; | |
10870 | /* FIXME: Make tinsn allocation dynamic. */ | |
10871 | if (xtensa_opcode_num_operands (isa, opcode) >= MAX_INSN_ARGS) | |
10872 | as_fatal (_("too many operands in instruction")); | |
43cd72b9 BW |
10873 | opi->narrowest = XTENSA_UNDEFINED; |
10874 | opi->narrowest_size = 0x7F; | |
b2d179be | 10875 | opi->narrowest_slot = 0; |
43cd72b9 BW |
10876 | opi->formats = 0; |
10877 | opi->num_formats = 0; | |
10878 | opi->issuef = 0; | |
10879 | for (fmt = 0; fmt < xtensa_isa_num_formats (isa); fmt++) | |
10880 | { | |
10881 | opi->slots[fmt] = 0; | |
10882 | for (slot = 0; slot < xtensa_format_num_slots (isa, fmt); slot++) | |
10883 | { | |
10884 | if (xtensa_opcode_encode (isa, fmt, slot, ibuf, opcode) == 0) | |
10885 | { | |
10886 | int fmt_length = xtensa_format_length (isa, fmt); | |
10887 | opi->issuef++; | |
10888 | set_bit (fmt, opi->formats); | |
10889 | set_bit (slot, opi->slots[fmt]); | |
a02728c8 BW |
10890 | if (fmt_length < opi->narrowest_size |
10891 | || (fmt_length == opi->narrowest_size | |
10892 | && (xtensa_format_num_slots (isa, fmt) | |
10893 | < xtensa_format_num_slots (isa, | |
10894 | opi->narrowest)))) | |
43cd72b9 BW |
10895 | { |
10896 | opi->narrowest = fmt; | |
10897 | opi->narrowest_size = fmt_length; | |
b2d179be | 10898 | opi->narrowest_slot = slot; |
43cd72b9 | 10899 | } |
e0001a05 NC |
10900 | } |
10901 | } | |
43cd72b9 BW |
10902 | if (opi->formats) |
10903 | opi->num_formats++; | |
e0001a05 NC |
10904 | } |
10905 | } | |
43cd72b9 BW |
10906 | xtensa_insnbuf_free (isa, ibuf); |
10907 | } | |
10908 | ||
10909 | ||
10910 | bfd_boolean | |
7fa3d080 | 10911 | opcode_fits_format_slot (xtensa_opcode opcode, xtensa_format fmt, int slot) |
43cd72b9 BW |
10912 | { |
10913 | return bit_is_set (slot, op_placement_table[opcode].slots[fmt]); | |
10914 | } | |
10915 | ||
10916 | ||
10917 | /* If the opcode is available in a single slot format, return its size. */ | |
10918 | ||
7fa3d080 BW |
10919 | static int |
10920 | xg_get_single_size (xtensa_opcode opcode) | |
43cd72b9 | 10921 | { |
b2d179be | 10922 | return op_placement_table[opcode].narrowest_size; |
43cd72b9 BW |
10923 | } |
10924 | ||
10925 | ||
7fa3d080 BW |
10926 | static xtensa_format |
10927 | xg_get_single_format (xtensa_opcode opcode) | |
43cd72b9 | 10928 | { |
b2d179be BW |
10929 | return op_placement_table[opcode].narrowest; |
10930 | } | |
10931 | ||
10932 | ||
10933 | static int | |
10934 | xg_get_single_slot (xtensa_opcode opcode) | |
10935 | { | |
10936 | return op_placement_table[opcode].narrowest_slot; | |
e0001a05 NC |
10937 | } |
10938 | ||
10939 | \f | |
10940 | /* Instruction Stack Functions (from "xtensa-istack.h"). */ | |
10941 | ||
10942 | void | |
7fa3d080 | 10943 | istack_init (IStack *stack) |
e0001a05 NC |
10944 | { |
10945 | memset (stack, 0, sizeof (IStack)); | |
10946 | stack->ninsn = 0; | |
10947 | } | |
10948 | ||
10949 | ||
10950 | bfd_boolean | |
7fa3d080 | 10951 | istack_empty (IStack *stack) |
e0001a05 NC |
10952 | { |
10953 | return (stack->ninsn == 0); | |
10954 | } | |
10955 | ||
10956 | ||
10957 | bfd_boolean | |
7fa3d080 | 10958 | istack_full (IStack *stack) |
e0001a05 NC |
10959 | { |
10960 | return (stack->ninsn == MAX_ISTACK); | |
10961 | } | |
10962 | ||
10963 | ||
10964 | /* Return a pointer to the top IStack entry. | |
43cd72b9 | 10965 | It is an error to call this if istack_empty () is TRUE. */ |
e0001a05 NC |
10966 | |
10967 | TInsn * | |
7fa3d080 | 10968 | istack_top (IStack *stack) |
e0001a05 NC |
10969 | { |
10970 | int rec = stack->ninsn - 1; | |
10971 | assert (!istack_empty (stack)); | |
10972 | return &stack->insn[rec]; | |
10973 | } | |
10974 | ||
10975 | ||
10976 | /* Add a new TInsn to an IStack. | |
43cd72b9 | 10977 | It is an error to call this if istack_full () is TRUE. */ |
e0001a05 NC |
10978 | |
10979 | void | |
7fa3d080 | 10980 | istack_push (IStack *stack, TInsn *insn) |
e0001a05 NC |
10981 | { |
10982 | int rec = stack->ninsn; | |
10983 | assert (!istack_full (stack)); | |
43cd72b9 | 10984 | stack->insn[rec] = *insn; |
e0001a05 NC |
10985 | stack->ninsn++; |
10986 | } | |
10987 | ||
10988 | ||
10989 | /* Clear space for the next TInsn on the IStack and return a pointer | |
43cd72b9 | 10990 | to it. It is an error to call this if istack_full () is TRUE. */ |
e0001a05 NC |
10991 | |
10992 | TInsn * | |
7fa3d080 | 10993 | istack_push_space (IStack *stack) |
e0001a05 NC |
10994 | { |
10995 | int rec = stack->ninsn; | |
10996 | TInsn *insn; | |
10997 | assert (!istack_full (stack)); | |
10998 | insn = &stack->insn[rec]; | |
60242db2 | 10999 | tinsn_init (insn); |
e0001a05 NC |
11000 | stack->ninsn++; |
11001 | return insn; | |
11002 | } | |
11003 | ||
11004 | ||
11005 | /* Remove the last pushed instruction. It is an error to call this if | |
43cd72b9 | 11006 | istack_empty () returns TRUE. */ |
e0001a05 NC |
11007 | |
11008 | void | |
7fa3d080 | 11009 | istack_pop (IStack *stack) |
e0001a05 NC |
11010 | { |
11011 | int rec = stack->ninsn - 1; | |
11012 | assert (!istack_empty (stack)); | |
11013 | stack->ninsn--; | |
60242db2 | 11014 | tinsn_init (&stack->insn[rec]); |
e0001a05 NC |
11015 | } |
11016 | ||
11017 | \f | |
11018 | /* TInsn functions. */ | |
11019 | ||
11020 | void | |
7fa3d080 | 11021 | tinsn_init (TInsn *dst) |
e0001a05 NC |
11022 | { |
11023 | memset (dst, 0, sizeof (TInsn)); | |
11024 | } | |
11025 | ||
11026 | ||
43cd72b9 | 11027 | /* Return TRUE if ANY of the operands in the insn are symbolic. */ |
e0001a05 NC |
11028 | |
11029 | static bfd_boolean | |
7fa3d080 | 11030 | tinsn_has_symbolic_operands (const TInsn *insn) |
e0001a05 NC |
11031 | { |
11032 | int i; | |
11033 | int n = insn->ntok; | |
11034 | ||
11035 | assert (insn->insn_type == ITYPE_INSN); | |
11036 | ||
11037 | for (i = 0; i < n; ++i) | |
11038 | { | |
11039 | switch (insn->tok[i].X_op) | |
11040 | { | |
11041 | case O_register: | |
11042 | case O_constant: | |
11043 | break; | |
11044 | default: | |
11045 | return TRUE; | |
11046 | } | |
11047 | } | |
11048 | return FALSE; | |
11049 | } | |
11050 | ||
11051 | ||
11052 | bfd_boolean | |
7fa3d080 | 11053 | tinsn_has_invalid_symbolic_operands (const TInsn *insn) |
e0001a05 | 11054 | { |
43cd72b9 | 11055 | xtensa_isa isa = xtensa_default_isa; |
e0001a05 NC |
11056 | int i; |
11057 | int n = insn->ntok; | |
11058 | ||
11059 | assert (insn->insn_type == ITYPE_INSN); | |
11060 | ||
11061 | for (i = 0; i < n; ++i) | |
11062 | { | |
11063 | switch (insn->tok[i].X_op) | |
11064 | { | |
11065 | case O_register: | |
11066 | case O_constant: | |
11067 | break; | |
43cd72b9 BW |
11068 | case O_big: |
11069 | case O_illegal: | |
11070 | case O_absent: | |
11071 | /* Errors for these types are caught later. */ | |
11072 | break; | |
11073 | case O_hi16: | |
11074 | case O_lo16: | |
e0001a05 | 11075 | default: |
43cd72b9 BW |
11076 | /* Symbolic immediates are only allowed on the last immediate |
11077 | operand. At this time, CONST16 is the only opcode where we | |
e7da6241 | 11078 | support non-PC-relative relocations. */ |
43cd72b9 BW |
11079 | if (i != get_relaxable_immed (insn->opcode) |
11080 | || (xtensa_operand_is_PCrelative (isa, insn->opcode, i) != 1 | |
11081 | && insn->opcode != xtensa_const16_opcode)) | |
11082 | { | |
431ad2d0 | 11083 | as_bad (_("invalid symbolic operand")); |
43cd72b9 BW |
11084 | return TRUE; |
11085 | } | |
e0001a05 NC |
11086 | } |
11087 | } | |
11088 | return FALSE; | |
11089 | } | |
11090 | ||
11091 | ||
11092 | /* For assembly code with complex expressions (e.g. subtraction), | |
11093 | we have to build them in the literal pool so that | |
11094 | their results are calculated correctly after relaxation. | |
11095 | The relaxation only handles expressions that | |
11096 | boil down to SYMBOL + OFFSET. */ | |
11097 | ||
11098 | static bfd_boolean | |
7fa3d080 | 11099 | tinsn_has_complex_operands (const TInsn *insn) |
e0001a05 NC |
11100 | { |
11101 | int i; | |
11102 | int n = insn->ntok; | |
11103 | assert (insn->insn_type == ITYPE_INSN); | |
11104 | for (i = 0; i < n; ++i) | |
11105 | { | |
11106 | switch (insn->tok[i].X_op) | |
11107 | { | |
11108 | case O_register: | |
11109 | case O_constant: | |
11110 | case O_symbol: | |
43cd72b9 BW |
11111 | case O_lo16: |
11112 | case O_hi16: | |
e0001a05 NC |
11113 | break; |
11114 | default: | |
11115 | return TRUE; | |
11116 | } | |
11117 | } | |
11118 | return FALSE; | |
11119 | } | |
11120 | ||
11121 | ||
b2d179be BW |
11122 | /* Encode a TInsn opcode and its constant operands into slotbuf. |
11123 | Return TRUE if there is a symbol in the immediate field. This | |
11124 | function assumes that: | |
11125 | 1) The number of operands are correct. | |
11126 | 2) The insn_type is ITYPE_INSN. | |
11127 | 3) The opcode can be encoded in the specified format and slot. | |
11128 | 4) Operands are either O_constant or O_symbol, and all constants fit. */ | |
43cd72b9 BW |
11129 | |
11130 | static bfd_boolean | |
7fa3d080 BW |
11131 | tinsn_to_slotbuf (xtensa_format fmt, |
11132 | int slot, | |
11133 | TInsn *tinsn, | |
11134 | xtensa_insnbuf slotbuf) | |
43cd72b9 BW |
11135 | { |
11136 | xtensa_isa isa = xtensa_default_isa; | |
11137 | xtensa_opcode opcode = tinsn->opcode; | |
11138 | bfd_boolean has_fixup = FALSE; | |
11139 | int noperands = xtensa_opcode_num_operands (isa, opcode); | |
11140 | int i; | |
11141 | ||
43cd72b9 BW |
11142 | assert (tinsn->insn_type == ITYPE_INSN); |
11143 | if (noperands != tinsn->ntok) | |
11144 | as_fatal (_("operand number mismatch")); | |
11145 | ||
11146 | if (xtensa_opcode_encode (isa, fmt, slot, slotbuf, opcode)) | |
11147 | { | |
11148 | as_bad (_("cannot encode opcode \"%s\" in the given format \"%s\""), | |
11149 | xtensa_opcode_name (isa, opcode), xtensa_format_name (isa, fmt)); | |
11150 | return FALSE; | |
11151 | } | |
11152 | ||
11153 | for (i = 0; i < noperands; i++) | |
11154 | { | |
11155 | expressionS *expr = &tinsn->tok[i]; | |
d77b99c9 BW |
11156 | int rc; |
11157 | unsigned line; | |
43cd72b9 BW |
11158 | char *file_name; |
11159 | uint32 opnd_value; | |
11160 | ||
11161 | switch (expr->X_op) | |
11162 | { | |
11163 | case O_register: | |
11164 | if (xtensa_operand_is_visible (isa, opcode, i) == 0) | |
11165 | break; | |
11166 | /* The register number has already been checked in | |
11167 | expression_maybe_register, so we don't need to check here. */ | |
11168 | opnd_value = expr->X_add_number; | |
11169 | (void) xtensa_operand_encode (isa, opcode, i, &opnd_value); | |
11170 | rc = xtensa_operand_set_field (isa, opcode, i, fmt, slot, slotbuf, | |
11171 | opnd_value); | |
11172 | if (rc != 0) | |
11173 | as_warn (_("xtensa-isa failure: %s"), xtensa_isa_error_msg (isa)); | |
11174 | break; | |
11175 | ||
11176 | case O_constant: | |
11177 | if (xtensa_operand_is_visible (isa, opcode, i) == 0) | |
11178 | break; | |
11179 | as_where (&file_name, &line); | |
11180 | /* It is a constant and we called this function | |
11181 | then we have to try to fit it. */ | |
11182 | xtensa_insnbuf_set_operand (slotbuf, fmt, slot, opcode, i, | |
e0001a05 NC |
11183 | expr->X_add_number, file_name, line); |
11184 | break; | |
11185 | ||
e0001a05 NC |
11186 | default: |
11187 | has_fixup = TRUE; | |
11188 | break; | |
11189 | } | |
11190 | } | |
43cd72b9 | 11191 | |
e0001a05 NC |
11192 | return has_fixup; |
11193 | } | |
11194 | ||
11195 | ||
b2d179be BW |
11196 | /* Encode a single TInsn into an insnbuf. If the opcode can only be encoded |
11197 | into a multi-slot instruction, fill the other slots with NOPs. | |
11198 | Return TRUE if there is a symbol in the immediate field. See also the | |
11199 | assumptions listed for tinsn_to_slotbuf. */ | |
11200 | ||
11201 | static bfd_boolean | |
11202 | tinsn_to_insnbuf (TInsn *tinsn, xtensa_insnbuf insnbuf) | |
11203 | { | |
11204 | static xtensa_insnbuf slotbuf = 0; | |
11205 | static vliw_insn vinsn; | |
11206 | xtensa_isa isa = xtensa_default_isa; | |
11207 | bfd_boolean has_fixup = FALSE; | |
11208 | int i; | |
11209 | ||
11210 | if (!slotbuf) | |
11211 | { | |
11212 | slotbuf = xtensa_insnbuf_alloc (isa); | |
11213 | xg_init_vinsn (&vinsn); | |
11214 | } | |
11215 | ||
11216 | xg_clear_vinsn (&vinsn); | |
11217 | ||
11218 | bundle_tinsn (tinsn, &vinsn); | |
11219 | ||
11220 | xtensa_format_encode (isa, vinsn.format, insnbuf); | |
11221 | ||
11222 | for (i = 0; i < vinsn.num_slots; i++) | |
11223 | { | |
11224 | /* Only one slot may have a fix-up because the rest contains NOPs. */ | |
11225 | has_fixup |= | |
11226 | tinsn_to_slotbuf (vinsn.format, i, &vinsn.slots[i], vinsn.slotbuf[i]); | |
11227 | xtensa_format_set_slot (isa, vinsn.format, i, insnbuf, vinsn.slotbuf[i]); | |
11228 | } | |
11229 | ||
11230 | return has_fixup; | |
11231 | } | |
11232 | ||
11233 | ||
43cd72b9 | 11234 | /* Check the instruction arguments. Return TRUE on failure. */ |
e0001a05 | 11235 | |
7fa3d080 BW |
11236 | static bfd_boolean |
11237 | tinsn_check_arguments (const TInsn *insn) | |
e0001a05 NC |
11238 | { |
11239 | xtensa_isa isa = xtensa_default_isa; | |
11240 | xtensa_opcode opcode = insn->opcode; | |
11241 | ||
11242 | if (opcode == XTENSA_UNDEFINED) | |
11243 | { | |
11244 | as_bad (_("invalid opcode")); | |
11245 | return TRUE; | |
11246 | } | |
11247 | ||
43cd72b9 | 11248 | if (xtensa_opcode_num_operands (isa, opcode) > insn->ntok) |
e0001a05 NC |
11249 | { |
11250 | as_bad (_("too few operands")); | |
11251 | return TRUE; | |
11252 | } | |
11253 | ||
43cd72b9 | 11254 | if (xtensa_opcode_num_operands (isa, opcode) < insn->ntok) |
e0001a05 NC |
11255 | { |
11256 | as_bad (_("too many operands")); | |
11257 | return TRUE; | |
11258 | } | |
11259 | return FALSE; | |
11260 | } | |
11261 | ||
11262 | ||
11263 | /* Load an instruction from its encoded form. */ | |
11264 | ||
11265 | static void | |
7fa3d080 | 11266 | tinsn_from_chars (TInsn *tinsn, char *f, int slot) |
e0001a05 | 11267 | { |
43cd72b9 | 11268 | vliw_insn vinsn; |
e0001a05 | 11269 | |
43cd72b9 BW |
11270 | xg_init_vinsn (&vinsn); |
11271 | vinsn_from_chars (&vinsn, f); | |
11272 | ||
11273 | *tinsn = vinsn.slots[slot]; | |
11274 | xg_free_vinsn (&vinsn); | |
11275 | } | |
e0001a05 | 11276 | |
43cd72b9 BW |
11277 | |
11278 | static void | |
7fa3d080 BW |
11279 | tinsn_from_insnbuf (TInsn *tinsn, |
11280 | xtensa_insnbuf slotbuf, | |
11281 | xtensa_format fmt, | |
11282 | int slot) | |
43cd72b9 BW |
11283 | { |
11284 | int i; | |
11285 | xtensa_isa isa = xtensa_default_isa; | |
e0001a05 NC |
11286 | |
11287 | /* Find the immed. */ | |
43cd72b9 BW |
11288 | tinsn_init (tinsn); |
11289 | tinsn->insn_type = ITYPE_INSN; | |
11290 | tinsn->is_specific_opcode = FALSE; /* must not be specific */ | |
11291 | tinsn->opcode = xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
11292 | tinsn->ntok = xtensa_opcode_num_operands (isa, tinsn->opcode); | |
11293 | for (i = 0; i < tinsn->ntok; i++) | |
e0001a05 | 11294 | { |
43cd72b9 BW |
11295 | set_expr_const (&tinsn->tok[i], |
11296 | xtensa_insnbuf_get_operand (slotbuf, fmt, slot, | |
11297 | tinsn->opcode, i)); | |
e0001a05 NC |
11298 | } |
11299 | } | |
11300 | ||
11301 | ||
11302 | /* Read the value of the relaxable immed from the fr_symbol and fr_offset. */ | |
11303 | ||
11304 | static void | |
7fa3d080 | 11305 | tinsn_immed_from_frag (TInsn *tinsn, fragS *fragP, int slot) |
e0001a05 | 11306 | { |
43cd72b9 | 11307 | xtensa_opcode opcode = tinsn->opcode; |
e0001a05 NC |
11308 | int opnum; |
11309 | ||
43cd72b9 | 11310 | if (fragP->tc_frag_data.slot_symbols[slot]) |
e0001a05 NC |
11311 | { |
11312 | opnum = get_relaxable_immed (opcode); | |
43cd72b9 | 11313 | assert (opnum >= 0); |
e7da6241 BW |
11314 | set_expr_symbol_offset (&tinsn->tok[opnum], |
11315 | fragP->tc_frag_data.slot_symbols[slot], | |
11316 | fragP->tc_frag_data.slot_offsets[slot]); | |
e0001a05 NC |
11317 | } |
11318 | } | |
11319 | ||
11320 | ||
11321 | static int | |
7fa3d080 | 11322 | get_num_stack_text_bytes (IStack *istack) |
e0001a05 NC |
11323 | { |
11324 | int i; | |
11325 | int text_bytes = 0; | |
11326 | ||
11327 | for (i = 0; i < istack->ninsn; i++) | |
11328 | { | |
43cd72b9 BW |
11329 | TInsn *tinsn = &istack->insn[i]; |
11330 | if (tinsn->insn_type == ITYPE_INSN) | |
11331 | text_bytes += xg_get_single_size (tinsn->opcode); | |
e0001a05 NC |
11332 | } |
11333 | return text_bytes; | |
11334 | } | |
11335 | ||
11336 | ||
11337 | static int | |
7fa3d080 | 11338 | get_num_stack_literal_bytes (IStack *istack) |
e0001a05 NC |
11339 | { |
11340 | int i; | |
11341 | int lit_bytes = 0; | |
11342 | ||
11343 | for (i = 0; i < istack->ninsn; i++) | |
11344 | { | |
43cd72b9 BW |
11345 | TInsn *tinsn = &istack->insn[i]; |
11346 | if (tinsn->insn_type == ITYPE_LITERAL && tinsn->ntok == 1) | |
e0001a05 NC |
11347 | lit_bytes += 4; |
11348 | } | |
11349 | return lit_bytes; | |
11350 | } | |
11351 | ||
43cd72b9 BW |
11352 | \f |
11353 | /* vliw_insn functions. */ | |
11354 | ||
7fa3d080 BW |
11355 | static void |
11356 | xg_init_vinsn (vliw_insn *v) | |
43cd72b9 BW |
11357 | { |
11358 | int i; | |
11359 | xtensa_isa isa = xtensa_default_isa; | |
11360 | ||
11361 | xg_clear_vinsn (v); | |
11362 | ||
11363 | v->insnbuf = xtensa_insnbuf_alloc (isa); | |
11364 | if (v->insnbuf == NULL) | |
11365 | as_fatal (_("out of memory")); | |
11366 | ||
11367 | for (i = 0; i < MAX_SLOTS; i++) | |
11368 | { | |
43cd72b9 BW |
11369 | v->slotbuf[i] = xtensa_insnbuf_alloc (isa); |
11370 | if (v->slotbuf[i] == NULL) | |
11371 | as_fatal (_("out of memory")); | |
11372 | } | |
11373 | } | |
11374 | ||
11375 | ||
7fa3d080 BW |
11376 | static void |
11377 | xg_clear_vinsn (vliw_insn *v) | |
43cd72b9 BW |
11378 | { |
11379 | int i; | |
65738a7d BW |
11380 | |
11381 | memset (v, 0, offsetof (vliw_insn, insnbuf)); | |
11382 | ||
43cd72b9 BW |
11383 | v->format = XTENSA_UNDEFINED; |
11384 | v->num_slots = 0; | |
11385 | v->inside_bundle = FALSE; | |
11386 | ||
11387 | if (xt_saved_debug_type != DEBUG_NONE) | |
11388 | debug_type = xt_saved_debug_type; | |
11389 | ||
11390 | for (i = 0; i < MAX_SLOTS; i++) | |
65738a7d | 11391 | v->slots[i].opcode = XTENSA_UNDEFINED; |
43cd72b9 BW |
11392 | } |
11393 | ||
11394 | ||
7fa3d080 BW |
11395 | static bfd_boolean |
11396 | vinsn_has_specific_opcodes (vliw_insn *v) | |
43cd72b9 BW |
11397 | { |
11398 | int i; | |
c138bc38 | 11399 | |
43cd72b9 BW |
11400 | for (i = 0; i < v->num_slots; i++) |
11401 | { | |
11402 | if (v->slots[i].is_specific_opcode) | |
11403 | return TRUE; | |
11404 | } | |
11405 | return FALSE; | |
11406 | } | |
11407 | ||
11408 | ||
7fa3d080 BW |
11409 | static void |
11410 | xg_free_vinsn (vliw_insn *v) | |
43cd72b9 BW |
11411 | { |
11412 | int i; | |
11413 | xtensa_insnbuf_free (xtensa_default_isa, v->insnbuf); | |
11414 | for (i = 0; i < MAX_SLOTS; i++) | |
11415 | xtensa_insnbuf_free (xtensa_default_isa, v->slotbuf[i]); | |
11416 | } | |
11417 | ||
11418 | ||
e7da6241 BW |
11419 | /* Encode a vliw_insn into an insnbuf. Return TRUE if there are any symbolic |
11420 | operands. See also the assumptions listed for tinsn_to_slotbuf. */ | |
43cd72b9 BW |
11421 | |
11422 | static bfd_boolean | |
7fa3d080 BW |
11423 | vinsn_to_insnbuf (vliw_insn *vinsn, |
11424 | char *frag_offset, | |
11425 | fragS *fragP, | |
11426 | bfd_boolean record_fixup) | |
43cd72b9 BW |
11427 | { |
11428 | xtensa_isa isa = xtensa_default_isa; | |
11429 | xtensa_format fmt = vinsn->format; | |
11430 | xtensa_insnbuf insnbuf = vinsn->insnbuf; | |
11431 | int slot; | |
11432 | bfd_boolean has_fixup = FALSE; | |
11433 | ||
11434 | xtensa_format_encode (isa, fmt, insnbuf); | |
11435 | ||
11436 | for (slot = 0; slot < vinsn->num_slots; slot++) | |
11437 | { | |
11438 | TInsn *tinsn = &vinsn->slots[slot]; | |
11439 | bfd_boolean tinsn_has_fixup = | |
11440 | tinsn_to_slotbuf (vinsn->format, slot, tinsn, | |
11441 | vinsn->slotbuf[slot]); | |
11442 | ||
11443 | xtensa_format_set_slot (isa, fmt, slot, | |
11444 | insnbuf, vinsn->slotbuf[slot]); | |
e7da6241 | 11445 | if (tinsn_has_fixup) |
43cd72b9 BW |
11446 | { |
11447 | int i; | |
11448 | xtensa_opcode opcode = tinsn->opcode; | |
11449 | int noperands = xtensa_opcode_num_operands (isa, opcode); | |
11450 | has_fixup = TRUE; | |
11451 | ||
11452 | for (i = 0; i < noperands; i++) | |
11453 | { | |
11454 | expressionS* expr = &tinsn->tok[i]; | |
11455 | switch (expr->X_op) | |
11456 | { | |
11457 | case O_symbol: | |
11458 | case O_lo16: | |
11459 | case O_hi16: | |
11460 | if (get_relaxable_immed (opcode) == i) | |
11461 | { | |
e7da6241 BW |
11462 | /* Add a fix record for the instruction, except if this |
11463 | function is being called prior to relaxation, i.e., | |
11464 | if record_fixup is false, and the instruction might | |
11465 | be relaxed later. */ | |
11466 | if (record_fixup | |
11467 | || tinsn->is_specific_opcode | |
11468 | || !xg_is_relaxable_insn (tinsn, 0)) | |
43cd72b9 | 11469 | { |
e7da6241 BW |
11470 | xg_add_opcode_fix (tinsn, i, fmt, slot, expr, fragP, |
11471 | frag_offset - fragP->fr_literal); | |
43cd72b9 BW |
11472 | } |
11473 | else | |
11474 | { | |
e7da6241 BW |
11475 | if (expr->X_op != O_symbol) |
11476 | as_bad (_("invalid operand")); | |
43cd72b9 BW |
11477 | tinsn->symbol = expr->X_add_symbol; |
11478 | tinsn->offset = expr->X_add_number; | |
11479 | } | |
11480 | } | |
11481 | else | |
e7da6241 | 11482 | as_bad (_("symbolic operand not allowed")); |
43cd72b9 BW |
11483 | break; |
11484 | ||
11485 | case O_constant: | |
11486 | case O_register: | |
11487 | break; | |
11488 | ||
43cd72b9 | 11489 | default: |
e7da6241 | 11490 | as_bad (_("expression too complex")); |
43cd72b9 BW |
11491 | break; |
11492 | } | |
11493 | } | |
11494 | } | |
11495 | } | |
11496 | ||
11497 | return has_fixup; | |
11498 | } | |
11499 | ||
11500 | ||
11501 | static void | |
7fa3d080 | 11502 | vinsn_from_chars (vliw_insn *vinsn, char *f) |
43cd72b9 BW |
11503 | { |
11504 | static xtensa_insnbuf insnbuf = NULL; | |
11505 | static xtensa_insnbuf slotbuf = NULL; | |
11506 | int i; | |
11507 | xtensa_format fmt; | |
11508 | xtensa_isa isa = xtensa_default_isa; | |
11509 | ||
11510 | if (!insnbuf) | |
11511 | { | |
11512 | insnbuf = xtensa_insnbuf_alloc (isa); | |
11513 | slotbuf = xtensa_insnbuf_alloc (isa); | |
11514 | } | |
11515 | ||
d77b99c9 | 11516 | xtensa_insnbuf_from_chars (isa, insnbuf, (unsigned char *) f, 0); |
43cd72b9 BW |
11517 | fmt = xtensa_format_decode (isa, insnbuf); |
11518 | if (fmt == XTENSA_UNDEFINED) | |
11519 | as_fatal (_("cannot decode instruction format")); | |
11520 | vinsn->format = fmt; | |
11521 | vinsn->num_slots = xtensa_format_num_slots (isa, fmt); | |
11522 | ||
11523 | for (i = 0; i < vinsn->num_slots; i++) | |
11524 | { | |
11525 | TInsn *tinsn = &vinsn->slots[i]; | |
11526 | xtensa_format_get_slot (isa, fmt, i, insnbuf, slotbuf); | |
11527 | tinsn_from_insnbuf (tinsn, slotbuf, fmt, i); | |
11528 | } | |
11529 | } | |
11530 | ||
e0001a05 NC |
11531 | \f |
11532 | /* Expression utilities. */ | |
11533 | ||
43cd72b9 | 11534 | /* Return TRUE if the expression is an integer constant. */ |
e0001a05 NC |
11535 | |
11536 | bfd_boolean | |
7fa3d080 | 11537 | expr_is_const (const expressionS *s) |
e0001a05 NC |
11538 | { |
11539 | return (s->X_op == O_constant); | |
11540 | } | |
11541 | ||
11542 | ||
11543 | /* Get the expression constant. | |
43cd72b9 | 11544 | Calling this is illegal if expr_is_const () returns TRUE. */ |
e0001a05 NC |
11545 | |
11546 | offsetT | |
7fa3d080 | 11547 | get_expr_const (const expressionS *s) |
e0001a05 NC |
11548 | { |
11549 | assert (expr_is_const (s)); | |
11550 | return s->X_add_number; | |
11551 | } | |
11552 | ||
11553 | ||
11554 | /* Set the expression to a constant value. */ | |
11555 | ||
11556 | void | |
7fa3d080 | 11557 | set_expr_const (expressionS *s, offsetT val) |
e0001a05 NC |
11558 | { |
11559 | s->X_op = O_constant; | |
11560 | s->X_add_number = val; | |
11561 | s->X_add_symbol = NULL; | |
11562 | s->X_op_symbol = NULL; | |
11563 | } | |
11564 | ||
11565 | ||
43cd72b9 | 11566 | bfd_boolean |
7fa3d080 | 11567 | expr_is_register (const expressionS *s) |
43cd72b9 BW |
11568 | { |
11569 | return (s->X_op == O_register); | |
11570 | } | |
11571 | ||
11572 | ||
11573 | /* Get the expression constant. | |
11574 | Calling this is illegal if expr_is_const () returns TRUE. */ | |
11575 | ||
11576 | offsetT | |
7fa3d080 | 11577 | get_expr_register (const expressionS *s) |
43cd72b9 BW |
11578 | { |
11579 | assert (expr_is_register (s)); | |
11580 | return s->X_add_number; | |
11581 | } | |
11582 | ||
11583 | ||
e0001a05 NC |
11584 | /* Set the expression to a symbol + constant offset. */ |
11585 | ||
11586 | void | |
7fa3d080 | 11587 | set_expr_symbol_offset (expressionS *s, symbolS *sym, offsetT offset) |
e0001a05 NC |
11588 | { |
11589 | s->X_op = O_symbol; | |
11590 | s->X_add_symbol = sym; | |
11591 | s->X_op_symbol = NULL; /* unused */ | |
11592 | s->X_add_number = offset; | |
11593 | } | |
11594 | ||
11595 | ||
43cd72b9 BW |
11596 | /* Return TRUE if the two expressions are equal. */ |
11597 | ||
e0001a05 | 11598 | bfd_boolean |
7fa3d080 | 11599 | expr_is_equal (expressionS *s1, expressionS *s2) |
e0001a05 NC |
11600 | { |
11601 | if (s1->X_op != s2->X_op) | |
11602 | return FALSE; | |
11603 | if (s1->X_add_symbol != s2->X_add_symbol) | |
11604 | return FALSE; | |
11605 | if (s1->X_op_symbol != s2->X_op_symbol) | |
11606 | return FALSE; | |
11607 | if (s1->X_add_number != s2->X_add_number) | |
11608 | return FALSE; | |
11609 | return TRUE; | |
11610 | } | |
11611 | ||
11612 | ||
11613 | static void | |
7fa3d080 | 11614 | copy_expr (expressionS *dst, const expressionS *src) |
e0001a05 NC |
11615 | { |
11616 | memcpy (dst, src, sizeof (expressionS)); | |
11617 | } | |
11618 | ||
11619 | \f | |
9456465c | 11620 | /* Support for the "--rename-section" option. */ |
e0001a05 NC |
11621 | |
11622 | struct rename_section_struct | |
11623 | { | |
11624 | char *old_name; | |
11625 | char *new_name; | |
11626 | struct rename_section_struct *next; | |
11627 | }; | |
11628 | ||
11629 | static struct rename_section_struct *section_rename; | |
11630 | ||
11631 | ||
9456465c BW |
11632 | /* Parse the string "oldname=new_name(:oldname2=new_name2)*" and add |
11633 | entries to the section_rename list. Note: Specifying multiple | |
11634 | renamings separated by colons is not documented and is retained only | |
11635 | for backward compatibility. */ | |
e0001a05 | 11636 | |
7fa3d080 BW |
11637 | static void |
11638 | build_section_rename (const char *arg) | |
e0001a05 | 11639 | { |
9456465c | 11640 | struct rename_section_struct *r; |
e0001a05 NC |
11641 | char *this_arg = NULL; |
11642 | char *next_arg = NULL; | |
11643 | ||
9456465c | 11644 | for (this_arg = xstrdup (arg); this_arg != NULL; this_arg = next_arg) |
e0001a05 | 11645 | { |
9456465c BW |
11646 | char *old_name, *new_name; |
11647 | ||
e0001a05 NC |
11648 | if (this_arg) |
11649 | { | |
11650 | next_arg = strchr (this_arg, ':'); | |
11651 | if (next_arg) | |
11652 | { | |
11653 | *next_arg = '\0'; | |
11654 | next_arg++; | |
11655 | } | |
11656 | } | |
e0001a05 | 11657 | |
9456465c BW |
11658 | old_name = this_arg; |
11659 | new_name = strchr (this_arg, '='); | |
e0001a05 | 11660 | |
9456465c BW |
11661 | if (*old_name == '\0') |
11662 | { | |
11663 | as_warn (_("ignoring extra '-rename-section' delimiter ':'")); | |
11664 | continue; | |
11665 | } | |
11666 | if (!new_name || new_name[1] == '\0') | |
11667 | { | |
11668 | as_warn (_("ignoring invalid '-rename-section' specification: '%s'"), | |
11669 | old_name); | |
11670 | continue; | |
11671 | } | |
11672 | *new_name = '\0'; | |
11673 | new_name++; | |
e0001a05 | 11674 | |
9456465c BW |
11675 | /* Check for invalid section renaming. */ |
11676 | for (r = section_rename; r != NULL; r = r->next) | |
11677 | { | |
11678 | if (strcmp (r->old_name, old_name) == 0) | |
11679 | as_bad (_("section %s renamed multiple times"), old_name); | |
11680 | if (strcmp (r->new_name, new_name) == 0) | |
11681 | as_bad (_("multiple sections remapped to output section %s"), | |
11682 | new_name); | |
11683 | } | |
e0001a05 | 11684 | |
9456465c BW |
11685 | /* Now add it. */ |
11686 | r = (struct rename_section_struct *) | |
11687 | xmalloc (sizeof (struct rename_section_struct)); | |
11688 | r->old_name = xstrdup (old_name); | |
11689 | r->new_name = xstrdup (new_name); | |
11690 | r->next = section_rename; | |
11691 | section_rename = r; | |
e0001a05 | 11692 | } |
e0001a05 NC |
11693 | } |
11694 | ||
11695 | ||
9456465c BW |
11696 | char * |
11697 | xtensa_section_rename (char *name) | |
e0001a05 NC |
11698 | { |
11699 | struct rename_section_struct *r = section_rename; | |
11700 | ||
11701 | for (r = section_rename; r != NULL; r = r->next) | |
43cd72b9 BW |
11702 | { |
11703 | if (strcmp (r->old_name, name) == 0) | |
11704 | return r->new_name; | |
11705 | } | |
e0001a05 NC |
11706 | |
11707 | return name; | |
11708 | } |