projects / thirdparty / binutils-gdb.git / blame
| Commit | Line | Data |
|---|---|---|
| 23e1d84c | 1 | @c Copyright 2001, 2002 |
| 418c1742 MG |
2 | @c Free Software Foundation, Inc. |
| 3 | @c This is part of the GAS manual. | |
| 4 | @c For copying conditions, see the file as.texinfo. | |
| 5 | @ifset GENERIC | |
| 6 | @page | |
| 7 | @node PPC-Dependent | |
| 8 | @chapter PowerPC Dependent Features | |
| 9 | @end ifset | |
| 10 | @ifclear GENERIC | |
| 11 | @node Machine Dependencies | |
| 12 | @chapter PowerPC Dependent Features | |
| 13 | @end ifclear | |
| 14 | ||
| 15 | @cindex PowerPC support | |
| 16 | @menu | |
| 17 | * PowerPC-Opts:: Options | |
| 18 | @end menu | |
| 19 | ||
| 20 | @node PowerPC-Opts | |
| 21 | @section Options | |
| 22 | ||
| 23 | @cindex options for PowerPC | |
| 24 | @cindex PowerPC options | |
| 25 | @cindex architectures, PowerPC | |
| 26 | @cindex PowerPC architectures | |
| 27 | The PowerPC chip family includes several successive levels, using the same | |
| 28 | core instruction set, but including a few additional instructions at | |
| 29 | each level. There are exceptions to this however. For details on what | |
| 30 | instructions each variant supports, please see the chip's architecture | |
| 31 | reference manual. | |
| 32 | ||
| 33 | The following table lists all available PowerPC options. | |
| 34 | ||
| 35 | @table @code | |
| 36 | @item -mpwrx | -mpwr2 | |
| 23e1d84c | 37 | Generate code for POWER/2 (RIOS2). |
| 418c1742 MG |
38 | |
| 39 | @item -mpwr | |
| 23e1d84c | 40 | Generate code for POWER (RIOS1) |
| 418c1742 MG |
41 | |
| 42 | @item -m601 | |
| 23e1d84c | 43 | Generate code for PowerPC 601. |
| 418c1742 MG |
44 | |
| 45 | @item -mppc, -mppc32, -m603, -m604 | |
| 23e1d84c | 46 | Generate code for PowerPC 603/604. |
| 418c1742 MG |
47 | |
| 48 | @item -m403, -m405 | |
| 23e1d84c AM |
49 | Generate code for PowerPC 403/405. |
| 50 | ||
| 51 | @item -m7400, -m7410, -m7450, -m7455 | |
| 52 | Generate code for PowerPC 7400/7410/7450/7455. | |
| 418c1742 MG |
53 | |
| 54 | @item -mppc64, -m620 | |
| 23e1d84c | 55 | Generate code for PowerPC 620/625/630. |
| 418c1742 MG |
56 | |
| 57 | @item -mppc64bridge | |
| 58 | Generate code for PowerPC 64, including bridge insns. | |
| 59 | ||
| 60 | @item -mbooke64 | |
| 23e1d84c | 61 | Generate code for 64-bit BookE. |
| 418c1742 MG |
62 | |
| 63 | @item -mbooke, mbooke32 | |
| 23e1d84c AM |
64 | Generate code for 32-bit BookE. |
| 65 | ||
| 66 | @item -maltivec | |
| 67 | Generate code for processors with AltiVec instructions. | |
| 68 | ||
| 69 | @item -mpower4 | |
| 70 | Generate code for Power4 architecture. | |
| 418c1742 MG |
71 | |
| 72 | @item -mcom | |
| 73 | Generate code Power/PowerPC common instructions. | |
| 74 | ||
| 75 | @item -many | |
| 76 | Generate code for any architecture (PWR/PWRX/PPC). | |
| 77 | ||
| 78 | @item -mregnames | |
| 79 | Allow symbolic names for registers. | |
| 80 | ||
| 81 | @item -mno-regnames | |
| 82 | Do not allow symbolic names for registers. | |
| 83 | ||
| 84 | @item -mrelocatable | |
| 85 | Support for GCC's -mrelocatble option. | |
| 86 | ||
| 87 | @item -mrelocatable-lib | |
| 88 | Support for GCC's -mrelocatble-lib option. | |
| 89 | ||
| 90 | @item -memb | |
| 91 | Set PPC_EMB bit in ELF flags. | |
| 92 | ||
| 93 | @item -mlittle, -mlittle-endian | |
| 94 | Generate code for a little endian machine. | |
| 95 | ||
| 96 | @item -mbig, -mbig-endian | |
| 97 | Generate code for a big endian machine. | |
| 98 | ||
| 99 | @item -msolaris | |
| 100 | Generate code for Solaris. | |
| 101 | ||
| 102 | @item -mno-solaris | |
| 103 | Do not generate code for Solaris. | |
| 104 | @end table |