]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/mips/3000.md
Update copyright years.
[thirdparty/gcc.git] / gcc / config / mips / 3000.md
CommitLineData
f10107a1 1;; R3000 and TX39 pipeline description.
a945c346 2;; Copyright (C) 2004-2024 Free Software Foundation, Inc.
f10107a1
RS
3;;
4;; This file is part of GCC.
2ac23d05 5
f10107a1
RS
6;; GCC is free software; you can redistribute it and/or modify it
7;; under the terms of the GNU General Public License as published
2f83c7d6 8;; by the Free Software Foundation; either version 3, or (at your
f10107a1 9;; option) any later version.
2ac23d05 10
f10107a1
RS
11;; GCC is distributed in the hope that it will be useful, but WITHOUT
12;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
13;; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
14;; License for more details.
2ac23d05 15
f10107a1 16;; You should have received a copy of the GNU General Public License
2f83c7d6
NC
17;; along with GCC; see the file COPYING3. If not see
18;; <http://www.gnu.org/licenses/>.
2ac23d05 19
2ac23d05 20
f10107a1
RS
21;; This file overrides parts of generic.md. It is derived from the
22;; old define_function_unit description.
2ac23d05 23
f10107a1
RS
24(define_insn_reservation "r3k_load" 2
25 (and (eq_attr "cpu" "r3000,r3900")
26 (eq_attr "type" "load,fpload,fpidxload"))
27 "alu")
2ac23d05 28
b5674962 29(define_insn_reservation "r3k_imul" 12
f10107a1 30 (and (eq_attr "cpu" "r3000,r3900")
95177e17 31 (eq_attr "type" "imul,imul3,imadd"))
f10107a1 32 "imuldiv*12")
2ac23d05 33
b5674962 34(define_insn_reservation "r3k_idiv" 35
f10107a1 35 (and (eq_attr "cpu" "r3000,r3900")
2ac23d05 36 (eq_attr "type" "idiv"))
f10107a1 37 "imuldiv*35")
b5674962
RS
38
39(define_insn_reservation "r3k_fmove" 1
f10107a1
RS
40 (and (eq_attr "cpu" "r3000,r3900")
41 (eq_attr "type" "fabs,fneg,fmove"))
42 "alu")
2ac23d05 43
b5674962 44(define_insn_reservation "r3k_fadd" 2
f10107a1 45 (and (eq_attr "cpu" "r3000,r3900")
b5674962 46 (eq_attr "type" "fcmp,fadd"))
f10107a1 47 "alu")
b5674962
RS
48
49(define_insn_reservation "r3k_fmul_single" 4
f10107a1 50 (and (eq_attr "cpu" "r3000,r3900")
b5674962 51 (and (eq_attr "type" "fmul,fmadd")
2ac23d05 52 (eq_attr "mode" "SF")))
f10107a1 53 "alu")
2ac23d05 54
b5674962 55(define_insn_reservation "r3k_fmul_double" 5
f10107a1 56 (and (eq_attr "cpu" "r3000,r3900")
b5674962 57 (and (eq_attr "type" "fmul,fmadd")
2ac23d05 58 (eq_attr "mode" "DF")))
f10107a1 59 "alu")
2ac23d05 60
b5674962 61(define_insn_reservation "r3k_fdiv_single" 12
f10107a1 62 (and (eq_attr "cpu" "r3000,r3900")
9ff6992e 63 (and (eq_attr "type" "fdiv,frdiv")
2ac23d05 64 (eq_attr "mode" "SF")))
f10107a1 65 "alu")
2ac23d05 66
b5674962 67(define_insn_reservation "r3k_fdiv_double" 19
f10107a1 68 (and (eq_attr "cpu" "r3000,r3900")
9ff6992e 69 (and (eq_attr "type" "fdiv,frdiv")
2ac23d05 70 (eq_attr "mode" "DF")))
f10107a1 71 "alu")