]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/or1k/or1k.opt
Update copyright years.
[thirdparty/gcc.git] / gcc / config / or1k / or1k.opt
CommitLineData
3965b35f
SH
1; OpenRISC command line options
2
8d9254fc 3; Copyright (C) 2010-2020 Free Software Foundation, Inc.
3965b35f
SH
4;
5; This file is part of GCC.
6;
7; GCC is free software; you can redistribute it and/or modify it under
8; the terms of the GNU General Public License as published by the Free
9; Software Foundation; either version 3, or (at your option) any later
10; version.
11;
12; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
15; for more details.
16;
17; You should have received a copy of the GNU General Public License
18; along with GCC; see the file COPYING3. If not see
19; <http://www.gnu.org/licenses/>.
20
21; See the GCC internals manual (options.texi) for a description of
22; this file's format.
23
3965b35f
SH
24mhard-div
25Target RejectNegative InverseMask(SOFT_DIV)
1e2e81c1
SH
26Enable generation of hardware divide (l.div, l.divu) instructions. This is the
27default; use -msoft-div to override.
28
29msoft-div
30Target RejectNegative Mask(SOFT_DIV)
31Enable generation of binaries which use functions from libgcc to perform divide
32operations. The default is -mhard-div.
3965b35f
SH
33
34mhard-mul
35Target RejectNegative InverseMask(SOFT_MUL).
1e2e81c1
SH
36Enable generation of hardware multiply instructions (l.mul, l.muli) instructions.
37This is the default; use -msoft-mul to override.
38
39msoft-mul
40Target RejectNegative Mask(SOFT_MUL).
41Enable generation of binaries which use functions from libgcc to perform
42multiply operations. The default is -mhard-mul.
3965b35f 43
44080af9
SH
44msoft-float
45Target RejectNegative InverseMask(HARD_FLOAT)
46Enable generation of binaries which use functions from libgcc to perform
47floating point operations. This is the default; use -mhard-float to override.
48
49mhard-float
50Target RejectNegative Mask(HARD_FLOAT)
51Enable generation of hardware floating point instructions. The default is
52-msoft-float.
53
54mdouble-float
55Target Mask(DOUBLE_FLOAT)
56When -mhard-float is selected, enables generation of double-precision floating
57point instructions. By default functions from libgcc are used to perform
58double-precision floating point operations.
59
60munordered-float
61Target RejectNegative Mask(FP_UNORDERED)
62When -mhard-float is selected, enables generation of unordered floating point
63compare and set flag (lf.sfun*) instructions. By default functions from libgcc
64are used to perform unordered floating point compare and set flag operations.
65
3965b35f
SH
66mcmov
67Target RejectNegative Mask(CMOV)
1e2e81c1
SH
68Enable generation of conditional move (l.cmov) instructions. By default the
69equivalent will be generated using using set and branch.
3965b35f
SH
70
71mror
72Target RejectNegative Mask(ROR)
1e2e81c1
SH
73Enable generation of rotate right (l.ror) instructions. By default functions
74from libgcc are used to perform rotate right operations.
75
76mrori
77Target RejectNegative Mask(RORI)
78Enable generation of rotate right with immediate (l.rori) instructions. By
79default functions from libgcc are used to perform rotate right with immediate
80operations.
3965b35f
SH
81
82msext
83Target RejectNegative Mask(SEXT)
1e2e81c1
SH
84Enable generation of sign extension (l.ext*) instructions. By default memory
85loads are used to perform sign extension.
3965b35f
SH
86
87msfimm
88Target RejectNegative Mask(SFIMM)
1e2e81c1
SH
89Enable generation of compare and set flag with immediate (l.sf*i) instructions.
90By default extra instructions will be generated to store the immediate to a
91register first.
3965b35f
SH
92
93mshftimm
94Target RejectNegative Mask(SHFTIMM)
1e2e81c1
SH
95Enable generation of shift with immediate (l.srai, l.srli, l.slli) instructions.
96By default extra instructions will be generated to store the immediate to a
97register first.