]>
Commit | Line | Data |
---|---|---|
09cae750 | 1 | /* Definition of RISC-V target for GNU compiler. |
8d9254fc | 2 | Copyright (C) 2011-2020 Free Software Foundation, Inc. |
09cae750 PD |
3 | Contributed by Andrew Waterman (andrew@sifive.com). |
4 | Based on MIPS target for GNU compiler. | |
5 | ||
6 | This file is part of GCC. | |
7 | ||
8 | GCC is free software; you can redistribute it and/or modify | |
9 | it under the terms of the GNU General Public License as published by | |
10 | the Free Software Foundation; either version 3, or (at your option) | |
11 | any later version. | |
12 | ||
13 | GCC is distributed in the hope that it will be useful, | |
14 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | GNU General Public License for more details. | |
17 | ||
18 | You should have received a copy of the GNU General Public License | |
19 | along with GCC; see the file COPYING3. If not see | |
20 | <http://www.gnu.org/licenses/>. */ | |
21 | ||
22 | #ifndef GCC_RISCV_PROTOS_H | |
23 | #define GCC_RISCV_PROTOS_H | |
24 | ||
25 | /* Symbol types we understand. The order of this list must match that of | |
26 | the unspec enum in riscv.md, subsequent to UNSPEC_ADDRESS_FIRST. */ | |
27 | enum riscv_symbol_type { | |
28 | SYMBOL_ABSOLUTE, | |
29 | SYMBOL_PCREL, | |
30 | SYMBOL_GOT_DISP, | |
31 | SYMBOL_TLS, | |
32 | SYMBOL_TLS_LE, | |
33 | SYMBOL_TLS_IE, | |
34 | SYMBOL_TLS_GD | |
35 | }; | |
36 | #define NUM_SYMBOL_TYPES (SYMBOL_TLS_GD + 1) | |
37 | ||
38 | /* Routines implemented in riscv.c. */ | |
39 | extern enum riscv_symbol_type riscv_classify_symbolic_expression (rtx); | |
40 | extern bool riscv_symbolic_constant_p (rtx, enum riscv_symbol_type *); | |
b8506a8a | 41 | extern int riscv_regno_mode_ok_for_base_p (int, machine_mode, bool); |
b8506a8a | 42 | extern int riscv_address_insns (rtx, machine_mode, bool); |
09cae750 PD |
43 | extern int riscv_const_insns (rtx); |
44 | extern int riscv_split_const_insns (rtx); | |
45 | extern int riscv_load_store_insns (rtx, rtx_insn *); | |
46 | extern rtx riscv_emit_move (rtx, rtx); | |
a923a463 | 47 | extern bool riscv_split_symbol (rtx, rtx, machine_mode, rtx *, bool); |
09cae750 PD |
48 | extern bool riscv_split_symbol_type (enum riscv_symbol_type); |
49 | extern rtx riscv_unspec_address (rtx, enum riscv_symbol_type); | |
a923a463 | 50 | extern void riscv_move_integer (rtx, rtx, HOST_WIDE_INT, machine_mode, bool); |
b8506a8a | 51 | extern bool riscv_legitimize_move (machine_mode, rtx, rtx); |
09cae750 PD |
52 | extern rtx riscv_subword (rtx, bool); |
53 | extern bool riscv_split_64bit_move_p (rtx, rtx); | |
54 | extern void riscv_split_doubleword_move (rtx, rtx); | |
55 | extern const char *riscv_output_move (rtx, rtx); | |
56 | extern const char *riscv_output_gpr_save (unsigned); | |
8cad5b14 | 57 | extern const char *riscv_output_return (); |
09cae750 PD |
58 | #ifdef RTX_CODE |
59 | extern void riscv_expand_int_scc (rtx, enum rtx_code, rtx, rtx); | |
60 | extern void riscv_expand_float_scc (rtx, enum rtx_code, rtx, rtx); | |
61 | extern void riscv_expand_conditional_branch (rtx, enum rtx_code, rtx, rtx); | |
4f475391 | 62 | extern void riscv_expand_conditional_move (rtx, rtx, rtx, rtx_code, rtx, rtx); |
09cae750 PD |
63 | #endif |
64 | extern rtx riscv_legitimize_call_address (rtx); | |
65 | extern void riscv_set_return_address (rtx, rtx); | |
66 | extern bool riscv_expand_block_move (rtx, rtx, rtx); | |
67 | extern rtx riscv_return_addr (int, rtx); | |
68 | extern HOST_WIDE_INT riscv_initial_elimination_offset (int, int); | |
69 | extern void riscv_expand_prologue (void); | |
fd1e52dc | 70 | extern void riscv_expand_epilogue (int); |
d0ebdd9f | 71 | extern bool riscv_epilogue_uses (unsigned int); |
09cae750 | 72 | extern bool riscv_can_use_return_insn (void); |
6ed01e6b | 73 | extern rtx riscv_function_value (const_tree, const_tree, enum machine_mode); |
6ed01e6b | 74 | extern bool riscv_expand_block_move (rtx, rtx, rtx); |
88108b27 | 75 | extern bool riscv_store_data_bypass_p (rtx_insn *, rtx_insn *); |
09cae750 PD |
76 | |
77 | /* Routines implemented in riscv-c.c. */ | |
78 | void riscv_cpu_cpp_builtins (cpp_reader *); | |
79 | ||
b4c522fa IB |
80 | /* Routines implemented in riscv-d.c */ |
81 | extern void riscv_d_target_versions (void); | |
82 | ||
09cae750 PD |
83 | /* Routines implemented in riscv-builtins.c. */ |
84 | extern void riscv_atomic_assign_expand_fenv (tree *, tree *, tree *); | |
b8506a8a | 85 | extern rtx riscv_expand_builtin (tree, rtx, rtx, machine_mode, int); |
09cae750 PD |
86 | extern tree riscv_builtin_decl (unsigned int, bool); |
87 | extern void riscv_init_builtins (void); | |
88 | ||
8e966210 KC |
89 | /* Routines implemented in riscv-common.c. */ |
90 | extern std::string riscv_arch_str (); | |
91 | ||
09cae750 | 92 | #endif /* ! GCC_RISCV_PROTOS_H */ |