]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/rx/rx.opt
Update copyright years.
[thirdparty/gcc.git] / gcc / config / rx / rx.opt
CommitLineData
65a324b4 1; Command line options for the Renesas RX port of GCC.
8d9254fc 2; Copyright (C) 2008-2020 Free Software Foundation, Inc.
65a324b4
NC
3; Contributed by Red Hat.
4;
5; This file is part of GCC.
6;
7; GCC is free software; you can redistribute it and/or modify it under
8; the terms of the GNU General Public License as published by the Free
9; Software Foundation; either version 3, or (at your option) any later
10; version.
11;
12; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
15; for more details.
16;
17; You should have received a copy of the GNU General Public License
18; along with GCC; see the file COPYING3. If not see
19; <http://www.gnu.org/licenses/>.
20;---------------------------------------------------
21
abd016e6
JM
22HeaderInclude
23config/rx/rx-opts.h
24
5f75e477 25; The default is -fpu -m32bit-doubles.
9595a419 26
65a324b4 27m64bit-doubles
5f75e477
NC
28Target RejectNegative Mask(64BIT_DOUBLES) Report
29Store doubles in 64 bits.
65a324b4 30
5f75e477
NC
31m32bit-doubles
32Target RejectNegative InverseMask(64BIT_DOUBLES) Report
33Stores doubles in 32 bits. This is the default.
9595a419
NC
34
35nofpu
2be55a25 36Target RejectNegative Alias(mnofpu)
04e5c73d 37Disable the use of RX FPU instructions.
5f75e477
NC
38
39mnofpu
2be55a25 40Target RejectNegative Mask(NO_USE_FPU) Report Undocumented
5f75e477
NC
41
42fpu
43Target RejectNegative InverseMask(NO_USE_FPU) Report
44Enable the use of RX FPU instructions. This is the default.
9595a419
NC
45
46;---------------------------------------------------
47
48mcpu=
abd016e6 49Target RejectNegative Joined Var(rx_cpu_type) Report ToLower Enum(rx_cpu_types) Init(RX600)
9595a419
NC
50Specify the target RX cpu type.
51
abd016e6
JM
52Enum
53Name(rx_cpu_types) Type(enum rx_cpu_types)
54
55EnumValue
5f2c36e1 56Enum(rx_cpu_types) String(rx610) Value(RX610)
abd016e6
JM
57
58EnumValue
5f2c36e1 59Enum(rx_cpu_types) String(rx200) Value(RX200)
abd016e6
JM
60
61EnumValue
5f2c36e1 62Enum(rx_cpu_types) String(rx600) Value(RX600)
abd016e6 63
69f5aa9b
SKS
64EnumValue
65Enum(rx_cpu_types) String(rx100) Value(RX100)
66
65a324b4
NC
67;---------------------------------------------------
68
69mbig-endian-data
5f75e477 70Target RejectNegative Mask(BIG_ENDIAN_DATA) Report
65a324b4
NC
71Data is stored in big-endian format.
72
73mlittle-endian-data
5f75e477 74Target RejectNegative InverseMask(BIG_ENDIAN_DATA) Report
65a324b4
NC
75Data is stored in little-endian format. (Default).
76
77;---------------------------------------------------
78
79msmall-data-limit=
80Target RejectNegative Joined UInteger Var(rx_small_data_limit) Init(0)
81Maximum size of global and static variables which can be placed into the small data area.
82
83;---------------------------------------------------
84
65a324b4
NC
85mrelax
86Target
87Enable linker relaxation.
88
89;---------------------------------------------------
90
91mmax-constant-size=
92Target RejectNegative Joined UInteger Var(rx_max_constant_size) Init(0)
93Maximum size in bytes of constant values allowed as operands.
94
95;---------------------------------------------------
96
97mint-register=
abd016e6 98Target RejectNegative Joined UInteger Var(rx_deferred_options) Defer
65a324b4 99Specifies the number of registers to reserve for interrupt handlers.
9595a419
NC
100
101;---------------------------------------------------
102
103msave-acc-in-interrupts
104Target Mask(SAVE_ACC_REGISTER)
105Specifies whether interrupt functions should save and restore the accumulator register.
878a9174
DD
106
107;---------------------------------------------------
108
109mpid
110Target Mask(PID)
111Enables Position-Independent-Data (PID) mode.
7fb80860
NC
112
113;---------------------------------------------------
114
115mwarn-multiple-fast-interrupts
116Target Report Var(rx_warn_multiple_fast_interrupts) Init(1) Warning
117Warn when multiple, different, fast interrupt handlers are in the compilation unit.
47c9ac72 118
e4614c18
NC
119;---------------------------------------------------
120
47c9ac72
NC
121mgcc-abi
122Target RejectNegative Report Mask(GCC_ABI)
123Enable the use of the old, broken, ABI where all stacked function arguments are aligned to 32-bits.
124
125mrx-abi
126Target RejectNegative Report InverseMask(GCC_ABI)
127Enable the use the standard RX ABI where all stacked function arguments are naturally aligned. This is the default.
69f5aa9b 128
e4614c18
NC
129;---------------------------------------------------
130
69f5aa9b
SKS
131mlra
132Target Report Mask(ENABLE_LRA)
133Enable the use of the LRA register allocator.
e4614c18
NC
134
135;---------------------------------------------------
136
137mallow-string-insns
138Target Report Var(rx_allow_string_insns) Init(1)
139Enables or disables the use of the SMOVF, SMOVB, SMOVU, SUNTIL, SWHILE and RMPA instructions. Enabled by default.
eb457a8c
DD
140
141;---------------------------------------------------
142
143mjsr
144Target Report Mask(JSR)
145Always use JSR, never BSR, for calls.