]>
Commit | Line | Data |
---|---|---|
8e037eae | 1 | <?xml version="1.0"?> |
213516ef | 2 | <!-- Copyright (C) 2022-2023 Free Software Foundation, Inc. |
8e037eae JL |
3 | |
4 | Copying and distribution of this file, with or without modification, | |
5 | are permitted in any medium without royalty provided the copyright | |
6 | notice and this notice are preserved. --> | |
7 | ||
8 | <!DOCTYPE feature SYSTEM "gdb-target.dtd"> | |
9 | <feature name="org.gnu.gdb.csky.abiv2"> | |
10 | <reg name="r0" bitsize="32" regnum="0"/> | |
11 | <reg name="r1" bitsize="32"/> | |
12 | <reg name="r2" bitsize="32"/> | |
13 | <reg name="r3" bitsize="32"/> | |
14 | <reg name="r4" bitsize="32"/> | |
15 | <reg name="r5" bitsize="32"/> | |
16 | <reg name="r6" bitsize="32"/> | |
17 | <reg name="r7" bitsize="32"/> | |
18 | <reg name="r8" bitsize="32"/> | |
19 | <reg name="r9" bitsize="32"/> | |
20 | <reg name="r10" bitsize="32"/> | |
21 | <reg name="r11" bitsize="32"/> | |
22 | <reg name="r12" bitsize="32"/> | |
23 | <reg name="r13" bitsize="32"/> | |
24 | <reg name="r14" bitsize="32" type="data_ptr"/> | |
25 | <reg name="r15" bitsize="32"/> | |
26 | <reg name="r16" bitsize="32"/> | |
27 | <reg name="r17" bitsize="32"/> | |
28 | <reg name="r18" bitsize="32"/> | |
29 | <reg name="r19" bitsize="32"/> | |
30 | <reg name="r20" bitsize="32"/> | |
31 | <reg name="r21" bitsize="32"/> | |
32 | <reg name="r22" bitsize="32"/> | |
33 | <reg name="r23" bitsize="32"/> | |
34 | <reg name="r24" bitsize="32"/> | |
35 | <reg name="r25" bitsize="32"/> | |
36 | <reg name="r26" bitsize="32"/> | |
37 | <reg name="r27" bitsize="32"/> | |
38 | <reg name="r28" bitsize="32"/> | |
39 | <reg name="r29" bitsize="32"/> | |
40 | <reg name="r30" bitsize="32"/> | |
41 | <reg name="r31" bitsize="32"/> | |
42 | ||
43 | <reg name="hi" bitsize="32" regnum="36"/> | |
44 | <reg name="lo" bitsize="32"/> | |
45 | ||
46 | <reg name="fr0" bitsize="64" type="ieee_double" regnum="40"/> | |
47 | <reg name="fr1" bitsize="64" type="ieee_double"/> | |
48 | <reg name="fr2" bitsize="64" type="ieee_double"/> | |
49 | <reg name="fr3" bitsize="64" type="ieee_double"/> | |
50 | <reg name="fr4" bitsize="64" type="ieee_double"/> | |
51 | <reg name="fr5" bitsize="64" type="ieee_double"/> | |
52 | <reg name="fr6" bitsize="64" type="ieee_double"/> | |
53 | <reg name="fr7" bitsize="64" type="ieee_double"/> | |
54 | <reg name="fr8" bitsize="64" type="ieee_double"/> | |
55 | <reg name="fr9" bitsize="64" type="ieee_double"/> | |
56 | <reg name="fr10" bitsize="64" type="ieee_double"/> | |
57 | <reg name="fr11" bitsize="64" type="ieee_double"/> | |
58 | <reg name="fr12" bitsize="64" type="ieee_double"/> | |
59 | <reg name="fr13" bitsize="64" type="ieee_double"/> | |
60 | <reg name="fr14" bitsize="64" type="ieee_double"/> | |
61 | <reg name="fr15" bitsize="64" type="ieee_double"/> | |
62 | ||
63 | <vector id="v4f" type="ieee_single" count="4"/> | |
64 | <vector id="v2d" type="ieee_double" count="2"/> | |
65 | <vector id="v16i8" type="int8" count="16"/> | |
66 | <vector id="v8i16" type="int16" count="8"/> | |
67 | <vector id="v4i32" type="int32" count="4"/> | |
68 | <vector id="v2i64" type="int64" count="2"/> | |
69 | <union id="vec128"> | |
70 | <field name="v4_float" type="v4f"/> | |
71 | <field name="v2_double" type="v2d"/> | |
72 | <field name="v16_int8" type="v16i8"/> | |
73 | <field name="v8_int16" type="v8i16"/> | |
74 | <field name="v4_int32" type="v4i32"/> | |
75 | <field name="v2_int64" type="v2i64"/> | |
76 | <field name="uint128" type="uint128"/> | |
77 | </union> | |
78 | <reg name="vr0" bitsize="128" type="vec128" regnum="56"/> | |
79 | <reg name="vr1" bitsize="128" type="vec128"/> | |
80 | <reg name="vr2" bitsize="128" type="vec128"/> | |
81 | <reg name="vr3" bitsize="128" type="vec128"/> | |
82 | <reg name="vr4" bitsize="128" type="vec128"/> | |
83 | <reg name="vr5" bitsize="128" type="vec128"/> | |
84 | <reg name="vr6" bitsize="128" type="vec128"/> | |
85 | <reg name="vr7" bitsize="128" type="vec128"/> | |
86 | <reg name="vr8" bitsize="128" type="vec128"/> | |
87 | <reg name="vr9" bitsize="128" type="vec128"/> | |
88 | <reg name="vr10" bitsize="128" type="vec128"/> | |
89 | <reg name="vr11" bitsize="128" type="vec128"/> | |
90 | <reg name="vr12" bitsize="128" type="vec128"/> | |
91 | <reg name="vr13" bitsize="128" type="vec128"/> | |
92 | <reg name="vr14" bitsize="128" type="vec128"/> | |
93 | <reg name="vr15" bitsize="128" type="vec128"/> | |
94 | ||
95 | <reg name="pc" bitsize="32" type="code_ptr" regnum="72"/> | |
96 | <reg name="psr" bitsize="32" regnum="89"/> | |
97 | ||
98 | <reg name="fid" bitsize="32" regnum="121"/> | |
99 | <reg name="fcr" bitsize="32"/> | |
100 | <reg name="fesr" bitsize="32"/> | |
101 | <reg name="usp" bitsize="32" regnum="127"/> | |
102 | </feature> |