]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gdb/irix5-nat.c
remove gdb_string.h
[thirdparty/binutils-gdb.git] / gdb / irix5-nat.c
CommitLineData
c906108c 1/* Native support for the SGI Iris running IRIX version 5, for GDB.
1b13c4f6 2
28e7fd62 3 Copyright (C) 1988-2013 Free Software Foundation, Inc.
1b13c4f6 4
c906108c
SS
5 Contributed by Alessandro Forin(af@cs.cmu.edu) at CMU
6 and by Per Bothner(bothner@cs.wisc.edu) at U.Wisconsin.
7 Implemented for Irix 4.x by Garrett A. Wollman.
8 Modified for Irix 5.x by Ian Lance Taylor.
9
c5aa993b 10 This file is part of GDB.
c906108c 11
c5aa993b
JM
12 This program is free software; you can redistribute it and/or modify
13 it under the terms of the GNU General Public License as published by
a9762ec7 14 the Free Software Foundation; either version 3 of the License, or
c5aa993b 15 (at your option) any later version.
c906108c 16
c5aa993b
JM
17 This program is distributed in the hope that it will be useful,
18 but WITHOUT ANY WARRANTY; without even the implied warranty of
19 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 GNU General Public License for more details.
c906108c 21
c5aa993b 22 You should have received a copy of the GNU General Public License
a9762ec7 23 along with this program. If not, see <http://www.gnu.org/licenses/>. */
c906108c
SS
24
25#include "defs.h"
26#include "inferior.h"
27#include "gdbcore.h"
28#include "target.h"
4e052eda 29#include "regcache.h"
d1a7880c 30#include "procfs.h"
c906108c 31
0e9f083f 32#include <string.h>
c906108c
SS
33#include <sys/time.h>
34#include <sys/procfs.h>
35#include <setjmp.h> /* For JB_XXX. */
36
1777feb0 37/* Prototypes for supply_gregset etc. */
c60c0f5f 38#include "gregset.h"
b639a770 39#include "mips-tdep.h"
c60c0f5f 40
9eefc95f
UW
41static void fetch_core_registers (struct regcache *, char *,
42 unsigned int, int, CORE_ADDR);
c906108c 43
c906108c
SS
44
45/*
46 * See the comment in m68k-tdep.c regarding the utility of these functions.
47 *
48 * These definitions are from the MIPS SVR4 ABI, so they may work for
49 * any MIPS SVR4 target.
50 */
51
c5aa993b 52void
7f7fe91e 53supply_gregset (struct regcache *regcache, const gregset_t *gregsetp)
c906108c 54{
52f0bd74 55 int regi;
7f7fe91e 56 const greg_t *regp = &(*gregsetp)[0];
d611717a
UW
57 struct gdbarch *gdbarch = get_regcache_arch (regcache);
58 int gregoff = sizeof (greg_t) - mips_isa_regsize (gdbarch);
466d7106 59 static char zerobuf[32] = {0};
c906108c 60
c5aa993b 61 for (regi = 0; regi <= CTX_RA; regi++)
7f7fe91e
UW
62 regcache_raw_supply (regcache, regi,
63 (const char *) (regp + regi) + gregoff);
64
d611717a 65 regcache_raw_supply (regcache, mips_regnum (gdbarch)->pc,
7f7fe91e 66 (const char *) (regp + CTX_EPC) + gregoff);
d611717a 67 regcache_raw_supply (regcache, mips_regnum (gdbarch)->hi,
7f7fe91e 68 (const char *) (regp + CTX_MDHI) + gregoff);
d611717a 69 regcache_raw_supply (regcache, mips_regnum (gdbarch)->lo,
7f7fe91e 70 (const char *) (regp + CTX_MDLO) + gregoff);
d611717a 71 regcache_raw_supply (regcache, mips_regnum (gdbarch)->cause,
7f7fe91e 72 (const char *) (regp + CTX_CAUSE) + gregoff);
c906108c
SS
73
74 /* Fill inaccessible registers with zero. */
d611717a 75 regcache_raw_supply (regcache, mips_regnum (gdbarch)->badvaddr, zerobuf);
c906108c
SS
76}
77
78void
7f7fe91e 79fill_gregset (const struct regcache *regcache, gregset_t *gregsetp, int regno)
c906108c 80{
6a1872e4 81 int regi, size;
52f0bd74 82 greg_t *regp = &(*gregsetp)[0];
6a1872e4 83 gdb_byte buf[MAX_REGISTER_SIZE];
d611717a 84 struct gdbarch *gdbarch = get_regcache_arch (regcache);
e17a4113 85 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
c906108c
SS
86
87 /* Under Irix6, if GDB is built with N32 ABI and is debugging an O32
88 executable, we have to sign extend the registers to 64 bits before
89 filling in the gregset structure. */
90
91 for (regi = 0; regi <= CTX_RA; regi++)
92 if ((regno == -1) || (regno == regi))
44ed547b 93 {
d611717a 94 size = register_size (gdbarch, regi);
7f7fe91e 95 regcache_raw_collect (regcache, regi, buf);
e17a4113 96 *(regp + regi) = extract_signed_integer (buf, size, byte_order);
44ed547b 97 }
c906108c 98
e4b97d48 99 if ((regno == -1) || (regno == mips_regnum (gdbarch)->pc))
44ed547b 100 {
d611717a
UW
101 regi = mips_regnum (gdbarch)->pc;
102 size = register_size (gdbarch, regi);
7f7fe91e 103 regcache_raw_collect (regcache, regi, buf);
e17a4113 104 *(regp + CTX_EPC) = extract_signed_integer (buf, size, byte_order);
44ed547b 105 }
c906108c 106
d611717a 107 if ((regno == -1) || (regno == mips_regnum (gdbarch)->cause))
44ed547b 108 {
d611717a
UW
109 regi = mips_regnum (gdbarch)->cause;
110 size = register_size (gdbarch, regi);
7f7fe91e 111 regcache_raw_collect (regcache, regi, buf);
e17a4113 112 *(regp + CTX_CAUSE) = extract_signed_integer (buf, size, byte_order);
44ed547b 113 }
c906108c 114
d611717a 115 if ((regno == -1) || (regno == mips_regnum (gdbarch)->hi))
44ed547b 116 {
d611717a
UW
117 regi = mips_regnum (gdbarch)->hi;
118 size = register_size (gdbarch, regi);
7f7fe91e 119 regcache_raw_collect (regcache, regi, buf);
e17a4113 120 *(regp + CTX_MDHI) = extract_signed_integer (buf, size, byte_order);
44ed547b 121 }
c906108c 122
d611717a 123 if ((regno == -1) || (regno == mips_regnum (gdbarch)->lo))
44ed547b 124 {
d611717a
UW
125 regi = mips_regnum (gdbarch)->lo;
126 size = register_size (gdbarch, regi);
7f7fe91e 127 regcache_raw_collect (regcache, regi, buf);
e17a4113 128 *(regp + CTX_MDLO) = extract_signed_integer (buf, size, byte_order);
44ed547b 129 }
c906108c
SS
130}
131
132/*
133 * Now we do the same thing for floating-point registers.
3e8c568d 134 * We don't bother to condition on gdbarch_fp0_regnum since any
c906108c
SS
135 * reasonable MIPS configuration has an R3010 in it.
136 *
137 * Again, see the comments in m68k-tdep.c.
138 */
139
140void
7f7fe91e 141supply_fpregset (struct regcache *regcache, const fpregset_t *fpregsetp)
c906108c 142{
52f0bd74 143 int regi;
466d7106 144 static char zerobuf[32] = {0};
6d1eba4c 145 char fsrbuf[8];
d611717a 146 struct gdbarch *gdbarch = get_regcache_arch (regcache);
c906108c 147
1777feb0 148 /* FIXME, this is wrong for the N32 ABI which has 64 bit FP regs. */
c906108c
SS
149
150 for (regi = 0; regi < 32; regi++)
d611717a 151 regcache_raw_supply (regcache, gdbarch_fp0_regnum (gdbarch) + regi,
043b6510 152 (const char *) &fpregsetp->__fp_r.__fp_regs[regi]);
c906108c 153
6d1eba4c
JB
154 /* We can't supply the FSR register directly to the regcache,
155 because there is a size issue: On one hand, fpregsetp->fp_csr
156 is 32bits long, while the regcache expects a 64bits long value.
157 So we use a buffer of the correct size and copy into it the register
158 value at the proper location. */
159 memset (fsrbuf, 0, 4);
043b6510 160 memcpy (fsrbuf + 4, &fpregsetp->__fp_csr, 4);
6d1eba4c 161
7f7fe91e 162 regcache_raw_supply (regcache,
d611717a 163 mips_regnum (gdbarch)->fp_control_status, fsrbuf);
c906108c 164
1777feb0 165 /* FIXME: how can we supply FCRIR? SGI doesn't tell us. */
7f7fe91e 166 regcache_raw_supply (regcache,
d611717a 167 mips_regnum (gdbarch)->fp_implementation_revision,
23a6d369 168 zerobuf);
c906108c
SS
169}
170
171void
1777feb0
MS
172fill_fpregset (const struct regcache *regcache,
173 fpregset_t *fpregsetp, int regno)
c906108c
SS
174{
175 int regi;
176 char *from, *to;
d611717a 177 struct gdbarch *gdbarch = get_regcache_arch (regcache);
c906108c 178
1777feb0 179 /* FIXME, this is wrong for the N32 ABI which has 64 bit FP regs. */
c906108c 180
d611717a
UW
181 for (regi = gdbarch_fp0_regnum (gdbarch);
182 regi < gdbarch_fp0_regnum (gdbarch) + 32; regi++)
c906108c
SS
183 {
184 if ((regno == -1) || (regno == regi))
185 {
043b6510
JB
186 const int fp0_regnum = gdbarch_fp0_regnum (gdbarch);
187
188 to = (char *) &(fpregsetp->__fp_r.__fp_regs[regi - fp0_regnum]);
7f7fe91e 189 regcache_raw_collect (regcache, regi, to);
c906108c
SS
190 }
191 }
192
6d1eba4c 193 if (regno == -1
d611717a 194 || regno == mips_regnum (gdbarch)->fp_control_status)
6d1eba4c
JB
195 {
196 char fsrbuf[8];
197
198 /* We can't fill the FSR register directly from the regcache,
199 because there is a size issue: On one hand, fpregsetp->fp_csr
200 is 32bits long, while the regcache expects a 64bits long buffer.
201 So we use a buffer of the correct size and copy the register
202 value from that buffer. */
7f7fe91e 203 regcache_raw_collect (regcache,
d611717a 204 mips_regnum (gdbarch)->fp_control_status, fsrbuf);
6d1eba4c 205
043b6510 206 memcpy (&fpregsetp->__fp_csr, fsrbuf + 4, 4);
6d1eba4c 207 }
c906108c
SS
208}
209
210
16bce26c
KB
211/* Provide registers to GDB from a core file.
212
213 CORE_REG_SECT points to an array of bytes, which were obtained from
214 a core file which BFD thinks might contain register contents.
215 CORE_REG_SIZE is its size.
216
217 Normally, WHICH says which register set corelow suspects this is:
218 0 --- the general-purpose register set
219 2 --- the floating-point register set
220 However, for Irix 5, WHICH isn't used.
221
222 REG_ADDR is also unused. */
223
c906108c 224static void
9eefc95f
UW
225fetch_core_registers (struct regcache *regcache,
226 char *core_reg_sect, unsigned core_reg_size,
16bce26c 227 int which, CORE_ADDR reg_addr)
c906108c 228{
f6e1bffc 229 char *srcp = core_reg_sect;
d611717a
UW
230 struct gdbarch *gdbarch = get_regcache_arch (regcache);
231 int regsize = mips_isa_regsize (gdbarch);
f6e1bffc
JB
232 int regno;
233
f58b68aa
DJ
234 /* If regsize is 8, this is a N32 or N64 core file.
235 If regsize is 4, this is an O32 core file. */
d611717a 236 if (core_reg_size != regsize * gdbarch_num_regs (gdbarch))
c906108c 237 {
8a3fe4f8 238 warning (_("wrong size gregset struct in core file"));
c906108c
SS
239 return;
240 }
f58b68aa 241
d611717a 242 for (regno = 0; regno < gdbarch_num_regs (gdbarch); regno++)
f58b68aa 243 {
9eefc95f 244 regcache_raw_supply (regcache, regno, srcp);
f58b68aa
DJ
245 srcp += regsize;
246 }
c906108c 247}
c5aa993b 248
c906108c 249/* Register that we are able to handle irix5 core file formats.
1777feb0 250 This really is bfd_target_unknown_flavour. */
c906108c
SS
251
252static struct core_fns irix5_core_fns =
253{
2acceee2
JM
254 bfd_target_unknown_flavour, /* core_flavour */
255 default_check_format, /* check_format */
256 default_core_sniffer, /* core_sniffer */
257 fetch_core_registers, /* core_read_registers */
258 NULL /* next */
c906108c
SS
259};
260
d1a7880c
PA
261/* Provide a prototype to silence -Wmissing-prototypes. */
262extern initialize_file_ftype _initialize_irix5_nat;
263
c906108c 264void
d1a7880c 265_initialize_irix5_nat (void)
c906108c 266{
d1a7880c
PA
267 struct target_ops *t;
268
269 t = procfs_target ();
270 procfs_use_watchpoints (t);
271 add_target (t);
272
00e32a35 273 deprecated_add_core_fns (&irix5_core_fns);
c906108c 274}