]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gdbserver/linux-sparc-low.cc
gdb+gdbserver/Linux: Remove USE_SIGTRAP_SIGINFO fallback
[thirdparty/binutils-gdb.git] / gdbserver / linux-sparc-low.cc
CommitLineData
dfb64f85 1/* Low level interface to ptrace, for the remote server for GDB.
1d506c26 2 Copyright (C) 1995-2024 Free Software Foundation, Inc.
dfb64f85
DJ
3
4 This file is part of GDB.
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 3 of the License, or
9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program. If not, see <http://www.gnu.org/licenses/>. */
18
dfb64f85
DJ
19#include "linux-low.h"
20
5826e159 21#include "nat/gdb_ptrace.h"
dfb64f85
DJ
22
23#include "gdb_proc_service.h"
24
25/* The stack pointer is offset from the stack frame by a BIAS of 2047
26 (0x7ff) for 64-bit code. BIAS is likely to be defined on SPARC
27 hosts, so undefine it first. */
28#undef BIAS
29#define BIAS 2047
30
31#ifdef HAVE_SYS_REG_H
32#include <sys/reg.h>
33#endif
34
35#define INSN_SIZE 4
36
37#define SPARC_R_REGS_NUM 32
38#define SPARC_F_REGS_NUM 48
39#define SPARC_CONTROL_REGS_NUM 6
40
493e2a69
MS
41#define sparc_num_regs \
42 (SPARC_R_REGS_NUM + SPARC_F_REGS_NUM + SPARC_CONTROL_REGS_NUM)
dfb64f85 43
ef0478f6
TBA
44/* Linux target op definitions for the SPARC architecture. */
45
46class sparc_target : public linux_process_target
47{
48public:
49
aa8d21c9
TBA
50 const regs_info *get_regs_info () override;
51
3ca4edb6
TBA
52 const gdb_byte *sw_breakpoint_from_kind (int kind, int *size) override;
53
797bcff5
TBA
54protected:
55
56 void low_arch_setup () override;
daca57a7
TBA
57
58 bool low_cannot_fetch_register (int regno) override;
59
60 bool low_cannot_store_register (int regno) override;
bf9ae9d8
TBA
61
62 bool low_supports_breakpoints () override;
63
64 CORE_ADDR low_get_pc (regcache *regcache) override;
65
66 /* No low_set_pc is needed. */
d7146cda
TBA
67
68 bool low_breakpoint_at (CORE_ADDR pc) override;
ef0478f6
TBA
69};
70
71/* The singleton target ops object. */
72
73static sparc_target the_sparc_target;
74
bf9ae9d8
TBA
75bool
76sparc_target::low_supports_breakpoints ()
77{
78 return true;
79}
80
81CORE_ADDR
82sparc_target::low_get_pc (regcache *regcache)
83{
84 return linux_get_pc_64bit (regcache);
85}
86
dfb64f85
DJ
87/* Each offset is multiplied by 8, because of the register size.
88 These offsets apply to the buffer sent/filled by ptrace.
89 Additionally, the array elements order corresponds to the .dat file, and the
90 gdb's registers enumeration order. */
91
92static int sparc_regmap[] = {
93 /* These offsets correspond to GET/SETREGSET. */
493e2a69
MS
94 -1, 0*8, 1*8, 2*8, 3*8, 4*8, 5*8, 6*8, /* g0 .. g7 */
95 7*8, 8*8, 9*8, 10*8, 11*8, 12*8, 13*8, 14*8, /* o0 .. o5, sp, o7 */
96 -1, -1, -1, -1, -1, -1, -1, -1, /* l0 .. l7 */
97 -1, -1, -1, -1, -1, -1, -1, -1, /* i0 .. i5, fp, i7 */
dfb64f85
DJ
98
99 /* Floating point registers offsets correspond to GET/SETFPREGSET. */
100 0*4, 1*4, 2*4, 3*4, 4*4, 5*4, 6*4, 7*4, /* f0 .. f7 */
101 8*4, 9*4, 10*4, 11*4, 12*4, 13*4, 14*4, 15*4, /* f8 .. f15 */
102 16*4, 17*4, 18*4, 19*4, 20*4, 21*4, 22*4, 23*4, /* f16 .. f23 */
103 24*4, 25*4, 26*4, 27*4, 28*4, 29*4, 30*4, 31*4, /* f24 .. f31 */
104
105 /* F32 offset starts next to f31: 31*4+4 = 16 * 8. */
1b3f6016
PA
106 16*8, 17*8, 18*8, 19*8, 20*8, 21*8, 22*8, 23*8, /* f32 .. f46 */
107 24*8, 25*8, 26*8, 27*8, 28*8, 29*8, 30*8, 31*8, /* f48 .. f62 */
dfb64f85
DJ
108
109 17 *8, /* pc */
110 18 *8, /* npc */
111 16 *8, /* state */
493e2a69
MS
112 /* FSR offset also corresponds to GET/SETFPREGSET, ans is placed
113 next to f62. */
dfb64f85
DJ
114 32 *8, /* fsr */
115 -1, /* fprs */
116 /* Y register is 32-bits length, but gdb takes care of that. */
117 19 *8, /* y */
118
119};
120
121
122struct regs_range_t
123{
124 int regno_start;
125 int regno_end;
126};
127
128static const struct regs_range_t gregs_ranges[] = {
129 { 0, 31 }, /* g0 .. i7 */
130 { 80, 82 }, /* pc .. state */
131 { 84, 85 } /* fprs .. y */
132};
133
134#define N_GREGS_RANGES (sizeof (gregs_ranges) / sizeof (struct regs_range_t))
135
136static const struct regs_range_t fpregs_ranges[] = {
137 { 32, 79 }, /* f0 .. f62 */
138 { 83, 83 } /* fsr */
139};
140
141#define N_FPREGS_RANGES (sizeof (fpregs_ranges) / sizeof (struct regs_range_t))
142
143/* Defined in auto-generated file reg-sparc64.c. */
144void init_registers_sparc64 (void);
3aee8918 145extern const struct target_desc *tdesc_sparc64;
dfb64f85 146
daca57a7
TBA
147bool
148sparc_target::low_cannot_store_register (int regno)
dfb64f85
DJ
149{
150 return (regno >= sparc_num_regs || sparc_regmap[regno] == -1);
151}
152
daca57a7
TBA
153bool
154sparc_target::low_cannot_fetch_register (int regno)
dfb64f85
DJ
155{
156 return (regno >= sparc_num_regs || sparc_regmap[regno] == -1);
157}
158
159static void
442ea881 160sparc_fill_gregset_to_stack (struct regcache *regcache, const void *buf)
dfb64f85
DJ
161{
162 int i;
163 CORE_ADDR addr = 0;
164 unsigned char tmp_reg_buf[8];
3aee8918 165 const int l0_regno = find_regno (regcache->tdesc, "l0");
dfb64f85
DJ
166 const int i7_regno = l0_regno + 15;
167
168 /* These registers have to be stored in the stack. */
111217b3 169 memcpy (&addr,
3aee8918 170 ((char *) buf) + sparc_regmap[find_regno (regcache->tdesc, "sp")],
111217b3 171 sizeof (addr));
dfb64f85
DJ
172
173 addr += BIAS;
1b3f6016 174
dfb64f85
DJ
175 for (i = l0_regno; i <= i7_regno; i++)
176 {
442ea881 177 collect_register (regcache, i, tmp_reg_buf);
52405d85 178 the_target->write_memory (addr, tmp_reg_buf, sizeof (tmp_reg_buf));
111217b3 179 addr += sizeof (tmp_reg_buf);
dfb64f85
DJ
180 }
181}
182
183static void
442ea881 184sparc_fill_gregset (struct regcache *regcache, void *buf)
dfb64f85
DJ
185{
186 int i;
187 int range;
1b3f6016 188
dfb64f85 189 for (range = 0; range < N_GREGS_RANGES; range++)
493e2a69
MS
190 for (i = gregs_ranges[range].regno_start;
191 i <= gregs_ranges[range].regno_end; i++)
dfb64f85 192 if (sparc_regmap[i] != -1)
442ea881 193 collect_register (regcache, i, ((char *) buf) + sparc_regmap[i]);
1b3f6016 194
442ea881 195 sparc_fill_gregset_to_stack (regcache, buf);
dfb64f85
DJ
196}
197
198static void
442ea881 199sparc_fill_fpregset (struct regcache *regcache, void *buf)
dfb64f85
DJ
200{
201 int i;
202 int range;
1b3f6016 203
dfb64f85 204 for (range = 0; range < N_FPREGS_RANGES; range++)
493e2a69
MS
205 for (i = fpregs_ranges[range].regno_start;
206 i <= fpregs_ranges[range].regno_end; i++)
442ea881 207 collect_register (regcache, i, ((char *) buf) + sparc_regmap[i]);
1b3f6016 208
dfb64f85
DJ
209}
210
211static void
442ea881 212sparc_store_gregset_from_stack (struct regcache *regcache, const void *buf)
dfb64f85
DJ
213{
214 int i;
215 CORE_ADDR addr = 0;
216 unsigned char tmp_reg_buf[8];
3aee8918 217 const int l0_regno = find_regno (regcache->tdesc, "l0");
dfb64f85
DJ
218 const int i7_regno = l0_regno + 15;
219
220 /* These registers have to be obtained from the stack. */
111217b3 221 memcpy (&addr,
3aee8918 222 ((char *) buf) + sparc_regmap[find_regno (regcache->tdesc, "sp")],
111217b3 223 sizeof (addr));
dfb64f85
DJ
224
225 addr += BIAS;
1b3f6016 226
dfb64f85
DJ
227 for (i = l0_regno; i <= i7_regno; i++)
228 {
52405d85 229 the_target->read_memory (addr, tmp_reg_buf, sizeof (tmp_reg_buf));
442ea881 230 supply_register (regcache, i, tmp_reg_buf);
111217b3 231 addr += sizeof (tmp_reg_buf);
dfb64f85
DJ
232 }
233}
234
235static void
442ea881 236sparc_store_gregset (struct regcache *regcache, const void *buf)
dfb64f85
DJ
237{
238 int i;
239 char zerobuf[8];
240 int range;
241
111217b3 242 memset (zerobuf, 0, sizeof (zerobuf));
1b3f6016 243
dfb64f85 244 for (range = 0; range < N_GREGS_RANGES; range++)
493e2a69
MS
245 for (i = gregs_ranges[range].regno_start;
246 i <= gregs_ranges[range].regno_end; i++)
dfb64f85 247 if (sparc_regmap[i] != -1)
442ea881 248 supply_register (regcache, i, ((char *) buf) + sparc_regmap[i]);
dfb64f85 249 else
442ea881 250 supply_register (regcache, i, zerobuf);
1b3f6016 251
442ea881 252 sparc_store_gregset_from_stack (regcache, buf);
dfb64f85
DJ
253}
254
255static void
442ea881 256sparc_store_fpregset (struct regcache *regcache, const void *buf)
dfb64f85
DJ
257{
258 int i;
259 int range;
1b3f6016 260
dfb64f85 261 for (range = 0; range < N_FPREGS_RANGES; range++)
442ea881
PA
262 for (i = fpregs_ranges[range].regno_start;
263 i <= fpregs_ranges[range].regno_end;
264 i++)
265 supply_register (regcache, i, ((char *) buf) + sparc_regmap[i]);
dfb64f85
DJ
266}
267
dd373349 268static const gdb_byte sparc_breakpoint[INSN_SIZE] = {
493e2a69
MS
269 0x91, 0xd0, 0x20, 0x01
270};
dfb64f85
DJ
271#define sparc_breakpoint_len INSN_SIZE
272
3ca4edb6 273/* Implementation of target ops method "sw_breakpoint_from_kind". */
dd373349 274
3ca4edb6
TBA
275const gdb_byte *
276sparc_target::sw_breakpoint_from_kind (int kind, int *size)
dd373349
AT
277{
278 *size = sparc_breakpoint_len;
279 return sparc_breakpoint;
280}
dfb64f85 281
d7146cda
TBA
282bool
283sparc_target::low_breakpoint_at (CORE_ADDR where)
dfb64f85
DJ
284{
285 unsigned char insn[INSN_SIZE];
286
d7146cda 287 read_memory (where, (unsigned char *) insn, sizeof (insn));
1b3f6016 288
111217b3 289 if (memcmp (sparc_breakpoint, insn, sizeof (insn)) == 0)
d7146cda 290 return true;
dfb64f85 291
493e2a69
MS
292 /* If necessary, recognize more trap instructions here. GDB only
293 uses TRAP Always. */
dfb64f85 294
d7146cda 295 return false;
dfb64f85
DJ
296}
297
797bcff5
TBA
298void
299sparc_target::low_arch_setup ()
3aee8918
PA
300{
301 current_process ()->tdesc = tdesc_sparc64;
302}
dfb64f85 303
3aee8918 304static struct regset_info sparc_regsets[] = {
1570b33e 305 { PTRACE_GETREGS, PTRACE_SETREGS, 0, sizeof (elf_gregset_t),
dfb64f85
DJ
306 GENERAL_REGS,
307 sparc_fill_gregset, sparc_store_gregset },
1570b33e 308 { PTRACE_GETFPREGS, PTRACE_SETFPREGS, 0, sizeof (fpregset_t),
dfb64f85
DJ
309 FP_REGS,
310 sparc_fill_fpregset, sparc_store_fpregset },
50bc912a 311 NULL_REGSET
dfb64f85
DJ
312};
313
3aee8918
PA
314static struct regsets_info sparc_regsets_info =
315 {
316 sparc_regsets, /* regsets */
317 0, /* num_regsets */
318 NULL, /* disabled_regsets */
319 };
320
321static struct usrregs_info sparc_usrregs_info =
322 {
323 sparc_num_regs,
324 /* No regmap needs to be provided since this impl. doesn't use
325 USRREGS. */
326 NULL
327 };
328
aa8d21c9 329static struct regs_info myregs_info =
3aee8918
PA
330 {
331 NULL, /* regset_bitmap */
332 &sparc_usrregs_info,
333 &sparc_regsets_info
334 };
335
aa8d21c9
TBA
336const regs_info *
337sparc_target::get_regs_info ()
3aee8918 338{
aa8d21c9 339 return &myregs_info;
3aee8918
PA
340}
341
ef0478f6
TBA
342/* The linux target ops object. */
343
344linux_process_target *the_linux_target = &the_sparc_target;
345
3aee8918
PA
346void
347initialize_low_arch (void)
348{
349 /* Initialize the Linux target descriptions. */
350 init_registers_sparc64 ();
351
352 initialize_regsets_info (&sparc_regsets_info);
353}