]> git.ipfire.org Git - thirdparty/qemu.git/blame - hw/intc/nios2_iic.c
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
[thirdparty/qemu.git] / hw / intc / nios2_iic.c
CommitLineData
d2fe4ec1
CW
1/*
2 * QEMU Altera Internal Interrupt Controller.
3 *
4 * Copyright (c) 2012 Chris Wulff <crwulff@gmail.com>
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2.1 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see
18 * <http://www.gnu.org/licenses/lgpl-2.1.html>
19 */
20
21#include "qemu/osdep.h"
0b8fa32f 22#include "qemu/module.h"
d2fe4ec1
CW
23#include "qapi/error.h"
24
64552b6b 25#include "hw/irq.h"
d2fe4ec1
CW
26#include "hw/sysbus.h"
27#include "cpu.h"
db1015e9 28#include "qom/object.h"
d2fe4ec1
CW
29
30#define TYPE_ALTERA_IIC "altera,iic"
8063396b 31OBJECT_DECLARE_SIMPLE_TYPE(AlteraIIC, ALTERA_IIC)
d2fe4ec1 32
db1015e9 33struct AlteraIIC {
d2fe4ec1
CW
34 SysBusDevice parent_obj;
35 void *cpu;
36 qemu_irq parent_irq;
db1015e9 37};
d2fe4ec1
CW
38
39static void update_irq(AlteraIIC *pv)
40{
41 CPUNios2State *env = &((Nios2CPU *)(pv->cpu))->env;
42
43 qemu_set_irq(pv->parent_irq,
44 env->regs[CR_IPENDING] & env->regs[CR_IENABLE]);
45}
46
47static void irq_handler(void *opaque, int irq, int level)
48{
49 AlteraIIC *pv = opaque;
50 CPUNios2State *env = &((Nios2CPU *)(pv->cpu))->env;
51
52 env->regs[CR_IPENDING] &= ~(1 << irq);
53 env->regs[CR_IPENDING] |= !!level << irq;
54
55 update_irq(pv);
56}
57
58static void altera_iic_init(Object *obj)
59{
60 AlteraIIC *pv = ALTERA_IIC(obj);
61
62 qdev_init_gpio_in(DEVICE(pv), irq_handler, 32);
63 sysbus_init_irq(SYS_BUS_DEVICE(obj), &pv->parent_irq);
64}
65
d2fe4ec1
CW
66static void altera_iic_realize(DeviceState *dev, Error **errp)
67{
68 struct AlteraIIC *pv = ALTERA_IIC(dev);
4d21fcd5
MA
69
70 pv->cpu = object_property_get_link(OBJECT(dev), "cpu", &error_abort);
d2fe4ec1
CW
71}
72
73static void altera_iic_class_init(ObjectClass *klass, void *data)
74{
75 DeviceClass *dc = DEVICE_CLASS(klass);
76
ebedf0f9 77 /* Reason: needs to be wired up, e.g. by nios2_10m50_ghrd_init() */
e90f2a8c 78 dc->user_creatable = false;
d2fe4ec1
CW
79 dc->realize = altera_iic_realize;
80}
81
82static TypeInfo altera_iic_info = {
04d8dbb1 83 .name = TYPE_ALTERA_IIC,
d2fe4ec1
CW
84 .parent = TYPE_SYS_BUS_DEVICE,
85 .instance_size = sizeof(AlteraIIC),
86 .instance_init = altera_iic_init,
87 .class_init = altera_iic_class_init,
88};
89
90static void altera_iic_register(void)
91{
92 type_register_static(&altera_iic_info);
93}
94
95type_init(altera_iic_register)