]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/EVB64260.h
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / include / configs / EVB64260.h
CommitLineData
c609719b
WD
1/*
2 * (C) Copyright 2001
3 * Josh Huber <huber@mclx.com>, Mission Critical Linux, Inc.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
c609719b
WD
31#ifndef __ASSEMBLY__
32#include <galileo/core.h>
33#endif
34
35#include "../board/evb64260/local.h"
36
37/*
38 * High Level Configuration Options
39 * (easy to change)
40 */
41
42#define CONFIG_EVB64260 1 /* this is an EVB64260 board */
6d0f6bcf 43#define CONFIG_SYS_GT_6426x GT_64260 /* with a 64260 system controller */
c609719b 44
53677ef1 45#define CONFIG_BAUDRATE 38400 /* console baudrate = 38400 */
c609719b
WD
46
47#undef CONFIG_ECC /* enable ECC support */
48/* #define CONFIG_EVB64260_750CX 1 */ /* Support the EVB-64260-750CX Board */
49
50/* which initialization functions to call for this board */
51#define CONFIG_MISC_INIT_R 1
c837dcb1 52#define CONFIG_BOARD_EARLY_INIT_F 1
c609719b
WD
53
54#ifndef CONFIG_EVB64260_750CX
6d0f6bcf 55#define CONFIG_SYS_BOARD_NAME "EVB64260"
c609719b 56#else
6d0f6bcf 57#define CONFIG_SYS_BOARD_NAME "EVB64260-750CX"
c609719b
WD
58#endif
59
6d0f6bcf
JCPV
60#define CONFIG_SYS_HUSH_PARSER
61#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
c609719b
WD
62
63/*
64 * The following defines let you select what serial you want to use
65 * for your console driver.
66 *
67 * what to do:
68 * to use the DUART, undef CONFIG_MPSC. If you have hacked a serial
6d0f6bcf 69 * cable onto the second DUART channel, change the CONFIG_SYS_DUART port from 1
c609719b
WD
70 * to 0 below.
71 *
72 * to use the MPSC, #define CONFIG_MPSC. If you have wired up another
73 * mpsc channel, change CONFIG_MPSC_PORT to the desired value.
74 */
75#define CONFIG_MPSC
76#define CONFIG_MPSC_PORT 0
77
78#define CONFIG_NET_MULTI /* attempt all available adapters */
79
80/* define this if you want to enable GT MAC filtering */
81#define CONFIG_GT_USE_MAC_HASH_TABLE
82
83#undef CONFIG_ETHER_PORT_MII /* use RMII */
84
85#if 1
86#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
87#else
88#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
89#endif
90#define CONFIG_ZERO_BOOTDELAY_CHECK
91
92#undef CONFIG_BOOTARGS
93#define CONFIG_BOOTCOMMAND \
53677ef1 94 "bootp && " \
c609719b
WD
95 "setenv bootargs root=/dev/nfs rw nfsroot=$serverip:$rootpath " \
96 "ip=$ipaddr:$serverip:$gatewayip:" \
97 "$netmask:$hostname:eth0:none; && " \
98 "bootm"
99
100#define CONFIG_LOADS_ECHO 0 /* echo off for serial download */
6d0f6bcf 101#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate changes */
c609719b
WD
102
103#undef CONFIG_WATCHDOG /* watchdog disabled */
104#undef CONFIG_ALTIVEC /* undef to disable */
105
5d2ebe1b
JL
106/*
107 * BOOTP options
108 */
109#define CONFIG_BOOTP_SUBNETMASK
110#define CONFIG_BOOTP_GATEWAY
111#define CONFIG_BOOTP_HOSTNAME
112#define CONFIG_BOOTP_BOOTPATH
113#define CONFIG_BOOTP_BOOTFILESIZE
c609719b
WD
114
115
dcaa7156
JL
116/*
117 * Command line configuration.
118 */
119#include <config_cmd_default.h>
120
121#define CONFIG_CMD_ASKENV
c609719b 122
c609719b
WD
123
124/*
125 * Miscellaneous configurable options
126 */
6d0f6bcf
JCPV
127#define CONFIG_SYS_LONGHELP /* undef to save memory */
128#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
dcaa7156 129#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 130#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
c609719b 131#else
6d0f6bcf 132#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
c609719b 133#endif
6d0f6bcf
JCPV
134#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
135#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
136#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
c609719b 137
6d0f6bcf
JCPV
138#define CONFIG_SYS_MEMTEST_START 0x00400000 /* memtest works on */
139#define CONFIG_SYS_MEMTEST_END 0x00C00000 /* 4 ... 12 MB in DRAM */
c609719b 140
6d0f6bcf 141#define CONFIG_SYS_LOAD_ADDR 0x00300000 /* default load address */
c609719b 142
6d0f6bcf
JCPV
143#define CONFIG_SYS_HZ 1000 /* decr freq: 1ms ticks */
144#define CONFIG_SYS_BUS_HZ 100000000 /* 100 MHz */
145#define CONFIG_SYS_BUS_CLK CONFIG_SYS_BUS_HZ
c609719b 146
6d0f6bcf 147#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
c609719b
WD
148
149#ifdef CONFIG_EVB64260_750CX
150#define CONFIG_750CX
6d0f6bcf 151#define CONFIG_SYS_BROKEN_CL2
c609719b
WD
152#endif
153
154/*
155 * Low Level Configuration Settings
156 * (address mappings, register initial values, etc.)
157 * You should know what you are doing if you make changes here.
158 */
159
160/*-----------------------------------------------------------------------
161 * Definitions for initial stack pointer and data area
162 */
6d0f6bcf
JCPV
163#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
164#define CONFIG_SYS_INIT_RAM_END 0x1000
165#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for init data */
166#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
167#define CONFIG_SYS_INIT_RAM_LOCK
c609719b
WD
168
169
170/*-----------------------------------------------------------------------
171 * Start addresses for the final memory configuration
172 * (Set up by the startup code)
6d0f6bcf 173 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
c609719b 174 */
6d0f6bcf
JCPV
175#define CONFIG_SYS_SDRAM_BASE 0x00000000
176#define CONFIG_SYS_FLASH_BASE 0xfff00000
177#define CONFIG_SYS_RESET_ADDRESS 0xfff00100
178#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
179#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
180#define CONFIG_SYS_MALLOC_LEN (256 << 10) /* Reserve 256 kB for malloc */
c609719b
WD
181
182/* areas to map different things with the GT in physical space */
6d0f6bcf
JCPV
183#define CONFIG_SYS_DRAM_BANKS 4
184#define CONFIG_SYS_DFL_GT_REGS 0x14000000 /* boot time GT_REGS */
c609719b
WD
185
186/* What to put in the bats. */
6d0f6bcf 187#define CONFIG_SYS_MISC_REGION_BASE 0xf0000000
c609719b
WD
188
189/* Peripheral Device section */
6d0f6bcf
JCPV
190#define CONFIG_SYS_GT_REGS 0xf8000000
191#define CONFIG_SYS_DEV_BASE 0xfc000000
192
193#define CONFIG_SYS_DEV0_SPACE CONFIG_SYS_DEV_BASE
194#define CONFIG_SYS_DEV1_SPACE (CONFIG_SYS_DEV0_SPACE + CONFIG_SYS_DEV0_SIZE)
195#define CONFIG_SYS_DEV2_SPACE (CONFIG_SYS_DEV1_SPACE + CONFIG_SYS_DEV1_SIZE)
196#define CONFIG_SYS_DEV3_SPACE (CONFIG_SYS_DEV2_SPACE + CONFIG_SYS_DEV2_SIZE)
197
198#define CONFIG_SYS_DEV0_SIZE _8M /* evb64260 sram @ 0xfc00.0000 */
199#define CONFIG_SYS_DEV1_SIZE _8M /* evb64260 rtc @ 0xfc80.0000 */
200#define CONFIG_SYS_DEV2_SIZE _16M /* evb64260 duart @ 0xfd00.0000 */
201#define CONFIG_SYS_DEV3_SIZE _16M /* evb64260 flash @ 0xfe00.0000 */
202
203#define CONFIG_SYS_DEV0_PAR 0x20205093
204#define CONFIG_SYS_DEV1_PAR 0xcfcfffff
205#define CONFIG_SYS_DEV2_PAR 0xc0059bd4
206#define CONFIG_SYS_8BIT_BOOT_PAR 0xc00b5e7c
207#define CONFIG_SYS_32BIT_BOOT_PAR 0xc4a8241c
8bde7f77
WD
208 /* c 4 a 8 2 4 1 c */
209 /* 33 22|2222|22 22|111 1|11 11|1 1 | | */
210 /* 10 98|7654|32 10|987 6|54 32|1 098|7 654|3 210 */
211 /* 11|00|0100|10 10|100|0 00|10 0|100 0|001 1|100 */
212 /* 3| 0|.... ..| 2| 4 | 0 | 4 | 8 | 3 | 4 */
c609719b
WD
213
214#if 0 /* Wrong?? NTL */
6d0f6bcf 215#define CONFIG_SYS_MPP_CONTROL_0 0x53541717 /* InitAct EOT[4] DBurst TCEn[1] */
c609719b
WD
216 /* DMAAck[1:0] GNT0[1:0] */
217#else
6d0f6bcf 218#define CONFIG_SYS_MPP_CONTROL_0 0x53547777 /* InitAct EOT[4] DBurst TCEn[1] */
c609719b
WD
219 /* REQ0[1:0] GNT0[1:0] */
220#endif
6d0f6bcf 221#define CONFIG_SYS_MPP_CONTROL_1 0x44009911 /* TCEn[4] TCTcnt[4] GPP[13:12] */
c609719b
WD
222 /* DMAReq[4] DMAAck[4] WDNMI WDE */
223#if 0 /* Wrong?? NTL */
6d0f6bcf 224#define CONFIG_SYS_MPP_CONTROL_2 0x40091818 /* TCTcnt[0] GPP[22:21] BClkIn */
c609719b
WD
225 /* DMAAck[1:0] GNT1[1:0] */
226#else
6d0f6bcf 227#define CONFIG_SYS_MPP_CONTROL_2 0x40098888 /* TCTcnt[0] */
c609719b
WD
228 /* GPP[22] (RS232IntB or PCI1Int) */
229 /* GPP[21] (RS323IntA) */
230 /* BClkIn */
231 /* REQ1[1:0] GNT1[1:0] */
232#endif
233
234#if 0 /* Wrong?? NTL */
6d0f6bcf 235# define CONFIG_SYS_MPP_CONTROL_3 0x00090066 /* GPP[31:29] BClkOut0 */
c609719b
WD
236 /* GPP[27:26] Int[1:0] */
237#else
6d0f6bcf 238# define CONFIG_SYS_MPP_CONTROL_3 0x22090066 /* MREQ MGNT */
8bde7f77
WD
239 /* GPP[29] (PCI1Int) */
240 /* BClkOut0 */
241 /* GPP[27] (PCI0Int) */
242 /* GPP[26] (RtcInt or PCI1Int) */
243 /* CPUInt[25:24] */
c609719b
WD
244#endif
245
6d0f6bcf 246# define CONFIG_SYS_SERIAL_PORT_MUX 0x00000102 /* 0=hiZ 1=MPSC0 2=ETH 0 and 2 RMII */
c609719b
WD
247
248#if 0 /* Wrong?? - NTL */
6d0f6bcf 249# define CONFIG_SYS_GPP_LEVEL_CONTROL 0x000002c6
c609719b 250#else
6d0f6bcf 251# define CONFIG_SYS_GPP_LEVEL_CONTROL 0x2c600000 /* 0010 1100 0110 0000 */
8bde7f77 252 /* gpp[29] */
c609719b 253 /* gpp[27:26] */
8bde7f77 254 /* gpp[22:21] */
c609719b 255
6d0f6bcf 256# define CONFIG_SYS_SDRAM_CONFIG 0xd8e18200 /* 0x448 */
c609719b
WD
257 /* idmas use buffer 1,1
258 comm use buffer 0
259 pci use buffer 1,1
260 cpu use buffer 0
261 normal load (see also ifdef HVL)
262 standard SDRAM (see also ifdef REG)
263 non staggered refresh */
264 /* 31:26 25 23 20 19 18 16 */
265 /* 110110 00 111 0 0 00 1 */
266 /* refresh_count=0x200
267 phisical interleaving disable
268 virtual interleaving enable */
269 /* 15 14 13:0 */
270 /* 1 0 0x200 */
271#endif
272
6d0f6bcf
JCPV
273#define CONFIG_SYS_DUART_IO CONFIG_SYS_DEV2_SPACE
274#define CONFIG_SYS_DUART_CHAN 1 /* channel to use for console */
275#define CONFIG_SYS_INIT_CHAN1
276#define CONFIG_SYS_INIT_CHAN2
c609719b 277
6d0f6bcf 278#define SRAM_BASE CONFIG_SYS_DEV0_SPACE
c609719b
WD
279#define SRAM_SIZE 0x00100000 /* 1 MB of sram */
280
281
282/*-----------------------------------------------------------------------
283 * PCI stuff
284 *-----------------------------------------------------------------------
285 */
286
287#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
288#define PCI_HOST_FORCE 1 /* configure as pci host */
289#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
290
291#define CONFIG_PCI /* include pci support */
292#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
293#define CONFIG_PCI_PNP /* do pci plug-and-play */
294
295/* PCI MEMORY MAP section */
6d0f6bcf
JCPV
296#define CONFIG_SYS_PCI0_MEM_BASE 0x80000000
297#define CONFIG_SYS_PCI0_MEM_SIZE _128M
298#define CONFIG_SYS_PCI1_MEM_BASE 0x88000000
299#define CONFIG_SYS_PCI1_MEM_SIZE _128M
c609719b 300
6d0f6bcf
JCPV
301#define CONFIG_SYS_PCI0_0_MEM_SPACE (CONFIG_SYS_PCI0_MEM_BASE)
302#define CONFIG_SYS_PCI1_0_MEM_SPACE (CONFIG_SYS_PCI1_MEM_BASE)
c609719b
WD
303
304
c609719b 305/* PCI I/O MAP section */
6d0f6bcf
JCPV
306#define CONFIG_SYS_PCI0_IO_BASE 0xfa000000
307#define CONFIG_SYS_PCI0_IO_SIZE _16M
308#define CONFIG_SYS_PCI1_IO_BASE 0xfb000000
309#define CONFIG_SYS_PCI1_IO_SIZE _16M
c609719b 310
6d0f6bcf
JCPV
311#define CONFIG_SYS_PCI0_IO_SPACE (CONFIG_SYS_PCI0_IO_BASE)
312#define CONFIG_SYS_PCI0_IO_SPACE_PCI 0x00000000
313#define CONFIG_SYS_PCI1_IO_SPACE (CONFIG_SYS_PCI1_IO_BASE)
314#define CONFIG_SYS_PCI1_IO_SPACE_PCI 0x00000000
c609719b
WD
315
316/*
317 * NS16550 Configuration
318 */
6d0f6bcf 319#define CONFIG_SYS_NS16550
c609719b 320
6d0f6bcf 321#define CONFIG_SYS_NS16550_REG_SIZE -4
c609719b 322
6d0f6bcf 323#define CONFIG_SYS_NS16550_CLK 3686400
c609719b 324
6d0f6bcf
JCPV
325#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_DUART_IO + 0)
326#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_DUART_IO + 0x20)
c609719b
WD
327
328/*----------------------------------------------------------------------
329 * Initial BAT mappings
330 */
331
332/* NOTES:
333 * 1) GUARDED and WRITE_THRU not allowed in IBATS
334 * 2) CACHEINHIBIT and WRITETHROUGH not allowed together in same BAT
335 */
336
337/* SDRAM */
6d0f6bcf
JCPV
338#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
339#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
340#define CONFIG_SYS_DBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
341#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
c609719b
WD
342
343/* init ram */
6d0f6bcf
JCPV
344#define CONFIG_SYS_IBAT1L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW | BATL_MEMCOHERENCE)
345#define CONFIG_SYS_IBAT1U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
346#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
347#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
c609719b
WD
348
349/* PCI0, PCI1 in one BAT */
6d0f6bcf
JCPV
350#define CONFIG_SYS_IBAT2L BATL_NO_ACCESS
351#define CONFIG_SYS_IBAT2U CONFIG_SYS_DBAT2U
352#define CONFIG_SYS_DBAT2L (CONFIG_SYS_PCI0_MEM_BASE | BATL_CACHEINHIBIT | BATL_PP_RW | BATL_GUARDEDSTORAGE)
353#define CONFIG_SYS_DBAT2U (CONFIG_SYS_PCI0_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
c609719b
WD
354
355/* GT regs, bootrom, all the devices, PCI I/O */
6d0f6bcf
JCPV
356#define CONFIG_SYS_IBAT3L (CONFIG_SYS_MISC_REGION_BASE | BATL_CACHEINHIBIT | BATL_PP_RW)
357#define CONFIG_SYS_IBAT3U (CONFIG_SYS_MISC_REGION_BASE | BATU_VS | BATU_VP | BATU_BL_256M)
358#define CONFIG_SYS_DBAT3L (CONFIG_SYS_MISC_REGION_BASE | BATL_CACHEINHIBIT | BATL_PP_RW | BATL_GUARDEDSTORAGE)
359#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
c609719b
WD
360
361/* I2C speed and slave address (for compatability) defaults */
6d0f6bcf
JCPV
362#define CONFIG_SYS_I2C_SPEED 400000
363#define CONFIG_SYS_I2C_SLAVE 0x7F
c609719b
WD
364
365/* I2C addresses for the two DIMM SPD chips */
366#ifndef CONFIG_EVB64260_750CX
367#define DIMM0_I2C_ADDR 0x56
368#define DIMM1_I2C_ADDR 0x54
369#else /* CONFIG_EVB64260_750CX - only has 1 DIMM */
370#define DIMM0_I2C_ADDR 0x54
371#define DIMM1_I2C_ADDR 0x54
372#endif
373
374/*
375 * For booting Linux, the board info and command line data
376 * have to be in the first 8 MB of memory, since this is
377 * the maximum mapped by the Linux kernel during initialization.
378 */
6d0f6bcf 379#define CONFIG_SYS_BOOTMAPSZ (8<<20) /* Initial Memory map for Linux */
c609719b
WD
380
381/*-----------------------------------------------------------------------
382 * FLASH organization
383 */
6d0f6bcf
JCPV
384#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
385#define CONFIG_SYS_MAX_FLASH_SECT 67 /* max number of sectors on one chip */
c609719b 386
6d0f6bcf
JCPV
387#define CONFIG_SYS_EXTRA_FLASH_DEVICE DEVICE3 /* extra flash at device 3 */
388#define CONFIG_SYS_EXTRA_FLASH_WIDTH 4 /* 32 bit */
c609719b 389
6d0f6bcf
JCPV
390#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
391#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
392#define CONFIG_SYS_FLASH_CFI 1
c609719b 393
5a1aceb0 394#define CONFIG_ENV_IS_IN_FLASH 1
0e8d1586
JCPV
395#define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
396#define CONFIG_ENV_SECT_SIZE 0x10000
6d0f6bcf 397#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_MONITOR_LEN-CONFIG_ENV_SECT_SIZE)
c609719b
WD
398
399/*-----------------------------------------------------------------------
400 * Cache Configuration
401 */
6d0f6bcf 402#define CONFIG_SYS_CACHELINE_SIZE 32 /* For all MPC74xx CPUs */
dcaa7156 403#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 404#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
c609719b
WD
405#endif
406
407/*-----------------------------------------------------------------------
408 * L2CR setup -- make sure this is right for your board!
1d0350ed 409 * look in include/74xx_7xx.h for the defines used here
c609719b
WD
410 */
411
6d0f6bcf 412#define CONFIG_SYS_L2
c609719b
WD
413
414#ifdef CONFIG_750CX
53677ef1 415#define L2_INIT 0
c609719b 416#else
53677ef1
WD
417#define L2_INIT (L2CR_L2SIZ_2M | L2CR_L2CLK_3 | L2CR_L2RAM_BURST | \
418 L2CR_L2OH_5 | L2CR_L2CTL | L2CR_L2WT)
c609719b
WD
419#endif
420
421#define L2_ENABLE (L2_INIT | L2CR_L2E)
422
423/*
424 * Internal Definitions
425 *
426 * Boot Flags
427 */
428#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
429#define BOOTFLAG_WARM 0x02 /* Software reboot */
430
6d0f6bcf 431#define CONFIG_SYS_BOARD_ASM_INIT 1
c609719b
WD
432
433
434#endif /* __CONFIG_H */