[people/ms/u-boot.git] / include / configs / KUP4K.h

/*
 * (C) Copyright 2000-2005
 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
 * Klaus Heydeck, Kieback & Peter GmbH & Co KG, heydeck@kieback-peter.de
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

/*
 * board/config.h - configuration options, board specific
 * Derived from ../tqm8xx/tqm8xx.c
 */

#ifndef __CONFIG_H
#define __CONFIG_H

/*
 * High Level Configuration Options
 * (easy to change)
 */

#define CONFIG_MPC855		1	/* This is a MPC855 CPU		*/
#define CONFIG_KUP4K		1	/* ...on a KUP4K module */

#define CONFIG_8xx_CONS_SMC1	1	/* Console is on SMC1		*/
#undef	CONFIG_8xx_CONS_SMC2
#undef	CONFIG_8xx_CONS_NONE
#define CONFIG_BAUDRATE		115200	/* console baudrate		*/
#if 0
#define CONFIG_BOOTDELAY	-1	/* autoboot disabled		*/
#else
#define CONFIG_BOOTDELAY	1	/* autoboot after 1 second	*/
#endif

#define CONFIG_BOARD_TYPES	1	/* support board types		*/


#undef	CONFIG_BOOTARGS


#define CONFIG_EXTRA_ENV_SETTINGS						\
"slot_a_boot=setenv bootargs root=/dev/hda2 ip=off;"				\
 "run addhw; diskboot 200000 0:1; bootm 200000\0"				\
"slot_b_boot=setenv bootargs root=/dev/hda2 ip=off;"				\
 "run addhw; diskboot 200000 2:1; bootm 200000\0"				\
"nfs_boot=dhcp; run nfsargs addip addhw; bootm 200000\0"			\
"panic_boot=echo No Bootdevice !!! reset\0"					\
"nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath}\0"	\
"ramargs=setenv bootargs root=/dev/ram rw\0"					\
"addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}"	\
 ":${netmask}:${hostname}:${netdev}:off\0"					\
"addhw=setenv bootargs ${bootargs} hw=${hw} key1=${key1} panic=1\0"		\
"netdev=eth0\0"									\
"contrast=55\0"									\
"silent=1\0"									\
"load=tftp 200000 bootloader-4k.bitmap;tftp 100000 bootloader-4k.bin\0"		\
"update=protect off 1:0-7;era 1:0-7;cp.b 100000 40000000 ${filesize};"		\
 "cp.b 200000 40050000 14000\0"

#define CONFIG_BOOTCOMMAND  \
    "run slot_a_boot;run slot_b_boot;run nfs_boot;run panic_boot"


#define CONFIG_MISC_INIT_R	1
#define CONFIG_MISC_INIT_F	1

#define CONFIG_LOADS_ECHO	1	/* echo on for serial download	*/
#undef	CONFIG_SYS_LOADS_BAUD_CHANGE		/* don't allow baudrate change	*/

#define	CONFIG_WATCHDOG	1		/* watchdog enabled		*/

#define CONFIG_STATUS_LED	1	/* Status LED enabled		*/

#undef	CONFIG_CAN_DRIVER		/* CAN Driver support disabled	*/

/*
 * BOOTP options
 */
#define CONFIG_BOOTP_SUBNETMASK
#define CONFIG_BOOTP_GATEWAY
#define CONFIG_BOOTP_HOSTNAME
#define CONFIG_BOOTP_BOOTPATH
#define CONFIG_BOOTP_BOOTFILESIZE


#define CONFIG_MAC_PARTITION
#define CONFIG_DOS_PARTITION


/*
 * enable I2C and select the hardware/software driver
 */
#undef	CONFIG_HARD_I2C			/* I2C with hardware support	*/
#define	CONFIG_SOFT_I2C         1	/* I2C bit-banged		*/

#define CONFIG_SYS_I2C_SPEED		93000	/* 93 kHz is supposed to work	*/
#define CONFIG_SYS_I2C_SLAVE		0xFE

#ifdef CONFIG_SOFT_I2C
/*
 * Software (bit-bang) I2C driver configuration
 */
#define PB_SCL		0x00000020	/* PB 26 */
#define PB_SDA		0x00000010	/* PB 27 */

#define I2C_INIT	(immr->im_cpm.cp_pbdir |=  PB_SCL)
#define I2C_ACTIVE	(immr->im_cpm.cp_pbdir |=  PB_SDA)
#define I2C_TRISTATE	(immr->im_cpm.cp_pbdir &= ~PB_SDA)
#define I2C_READ	((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
#define I2C_SDA(bit)	if(bit) immr->im_cpm.cp_pbdat |=  PB_SDA; \
			else    immr->im_cpm.cp_pbdat &= ~PB_SDA
#define I2C_SCL(bit)	if(bit) immr->im_cpm.cp_pbdat |=  PB_SCL; \
			else    immr->im_cpm.cp_pbdat &= ~PB_SCL
#define I2C_DELAY	udelay(2)	/* 1/4 I2C clock duration */
#endif	/* CONFIG_SOFT_I2C */


/*-----------------------------------------------------------------------
 * I2C Configuration
 */

#define CONFIG_SYS_I2C_PICIO_ADDR	0x21	/* PCF8574 IO Expander			*/
#define CONFIG_SYS_I2C_RTC_ADDR	0x51	/* PCF8563 RTC				*/


/* List of I2C addresses to be verified by POST */

#define I2C_ADDR_LIST	{CONFIG_SYS_I2C_PICIO_ADDR,	\
			CONFIG_SYS_I2C_RTC_ADDR,	\
			}


#define CONFIG_RTC_PCF8563		/* use Philips PCF8563 RTC	*/

#define CONFIG_SYS_DISCOVER_PHY
#define CONFIG_MII

#if 0
#define CONFIG_ETHADDR                  00:0B:64:00:00:00 /* our OUI from IEEE */
#endif
#define CONFIG_KUP4K_LOGO               0x40050000  /* Address of logo bitmap */

/* Define to allow the user to overwrite serial and ethaddr */
#define CONFIG_ENV_OVERWRITE
#if 1
/* POST support */

#define CONFIG_POST		(CONFIG_SYS_POST_CPU	   | \
				 CONFIG_SYS_POST_RTC	   | \
				 CONFIG_SYS_POST_I2C)
#endif


/*
 * Command line configuration.
 */
#include <config_cmd_default.h>

#define CONFIG_CMD_DATE
#define CONFIG_CMD_DHCP
#define CONFIG_CMD_I2C
#define CONFIG_CMD_IDE
#define CONFIG_CMD_NFS
#define CONFIG_CMD_SNTP

#ifdef CONFIG_POST
    #define CONFIG_CMD_DIAG
#endif

/*
 * Miscellaneous configurable options
 */
#define CONFIG_SYS_LONGHELP			/* undef to save memory		*/
#define CONFIG_SYS_PROMPT	"=> "		/* Monitor Command Prompt	*/
#if defined(CONFIG_CMD_KGDB)
#define CONFIG_SYS_CBSIZE	1024		/* Console I/O Buffer Size	*/
#else
#define CONFIG_SYS_CBSIZE	256		/* Console I/O Buffer Size	*/
#endif
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
#define CONFIG_SYS_MAXARGS	16		/* max number of command args	*/
#define CONFIG_SYS_BARGSIZE	CONFIG_SYS_CBSIZE	/* Boot Argument Buffer Size	*/

#define CONFIG_SYS_MEMTEST_START	0x000400000	/* memtest works on	*/
#define CONFIG_SYS_MEMTEST_END		0x002C00000	/* 4 ... 44 MB in DRAM	*/

#define CONFIG_SYS_LOAD_ADDR		0x200000	/* default load address */

#define CONFIG_SYS_HZ		1000		/* decrementer freq: 1 ms ticks */

#define CONFIG_SYS_BAUDRATE_TABLE	{ 9600, 19200, 38400, 115200 }

#define CONFIG_SYS_CONSOLE_INFO_QUIET 1

/*
 * Low Level Configuration Settings
 * (address mappings, register initial values, etc.)
 * You should know what you are doing if you make changes here.
 */
/*-----------------------------------------------------------------------
 * Internal Memory Mapped Register
 */
#define CONFIG_SYS_IMMR		0xFFF00000

/*-----------------------------------------------------------------------
 * Definitions for initial stack pointer and data area (in DPRAM)
 */
#define CONFIG_SYS_INIT_RAM_ADDR	CONFIG_SYS_IMMR
#define CONFIG_SYS_INIT_RAM_END	0x2F00	/* End of used area in DPRAM	*/
#define CONFIG_SYS_GBL_DATA_SIZE	64  /* size in bytes reserved for initial data */
#define CONFIG_SYS_GBL_DATA_OFFSET	(CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
#define CONFIG_SYS_INIT_SP_OFFSET	CONFIG_SYS_GBL_DATA_OFFSET

/*-----------------------------------------------------------------------
 * Start addresses for the final memory configuration
 * (Set up by the startup code)
 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
 */
#define CONFIG_SYS_SDRAM_BASE		0x00000000
#define CONFIG_SYS_FLASH_BASE		0x40000000
#define CONFIG_SYS_MONITOR_LEN		(192 << 10)	/* Reserve 192 kB for Monitor	*/
#define CONFIG_SYS_MONITOR_BASE	CONFIG_SYS_FLASH_BASE
#define CONFIG_SYS_MALLOC_LEN		(128 << 10)	/* Reserve 128 kB for malloc()	*/

/*
 * For booting Linux, the board info and command line data
 * have to be in the first 8 MB of memory, since this is
 * the maximum mapped by the Linux kernel during initialization.
 */
#define CONFIG_SYS_BOOTMAPSZ		(8 << 20)	/* Initial Memory map for Linux */

/*-----------------------------------------------------------------------
 * FLASH organization
 */
#define CONFIG_SYS_MAX_FLASH_BANKS	1	/* max number of memory banks		*/
#define CONFIG_SYS_MAX_FLASH_SECT	19	/* max number of sectors on one chip	*/

#define CONFIG_SYS_FLASH_ERASE_TOUT	120000	/* Timeout for Flash Erase (in ms)	*/
#define CONFIG_SYS_FLASH_WRITE_TOUT	500	/* Timeout for Flash Write (in ms)	*/

#define CONFIG_ENV_IS_IN_FLASH	1
#define CONFIG_ENV_OFFSET		0x40000 /*   Offset   of Environment Sector	*/
#define CONFIG_ENV_SIZE		0x1000	/* Total Size of Environment Sector	*/
#define CONFIG_ENV_SECT_SIZE	0x10000

/* Address and size of Redundant Environment Sector	*/
#if 0
#define CONFIG_ENV_OFFSET_REDUND	(CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
#define CONFIG_ENV_SIZE_REDUND	(CONFIG_ENV_SIZE)
#endif
/*-----------------------------------------------------------------------
 * Hardware Information Block
 */
#if 1
#define CONFIG_SYS_HWINFO_OFFSET	0x000F0000	/* offset of HW Info block */
#define CONFIG_SYS_HWINFO_SIZE		0x00000100	/* size   of HW Info block */
#define CONFIG_SYS_HWINFO_MAGIC	0x4B26500D	/* 'K&P<CR>' */
#endif
/*-----------------------------------------------------------------------
 * Cache Configuration
 */
#define CONFIG_SYS_CACHELINE_SIZE	16	/* For all MPC8xx CPUs			*/
#if defined(CONFIG_CMD_KGDB)
#define CONFIG_SYS_CACHELINE_SHIFT	4	/* log base 2 of the above value	*/
#endif

/*-----------------------------------------------------------------------
 * SYPCR - System Protection Control				11-9
 * SYPCR can only be written once after reset!
 *-----------------------------------------------------------------------
 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
 */
#if 0 && defined(CONFIG_WATCHDOG)       /* KUP uses external TPS3705 WD */
#define CONFIG_SYS_SYPCR	(SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
			 SYPCR_SWE  | SYPCR_SWRI| SYPCR_SWP)
#else
#define CONFIG_SYS_SYPCR	(SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
#endif

/*-----------------------------------------------------------------------
 * SIUMCR - SIU Module Configuration				11-6
 *-----------------------------------------------------------------------
 * PCMCIA config., multi-function pin tri-state
 */
#define CONFIG_SYS_SIUMCR	(SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC00)

/*-----------------------------------------------------------------------
 * TBSCR - Time Base Status and Control				11-26
 *-----------------------------------------------------------------------
 * Clear Reference Interrupt Status, Timebase freezing enabled
 */
#define CONFIG_SYS_TBSCR	(TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)

/*-----------------------------------------------------------------------
 * RTCSC - Real-Time Clock Status and Control Register		11-27
 *-----------------------------------------------------------------------
 */
#define CONFIG_SYS_RTCSC	(RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)

/*-----------------------------------------------------------------------
 * PISCR - Periodic Interrupt Status and Control		11-31
 *-----------------------------------------------------------------------
 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
 */
#define CONFIG_SYS_PISCR	(PISCR_PS | PISCR_PITF)

/*-----------------------------------------------------------------------
 * PLPRCR - PLL, Low-Power, and Reset Control Register		15-30
 *-----------------------------------------------------------------------
 * Reset PLL lock status sticky bit, timer expired status bit and timer
 * interrupt status bit
 *
 * If this is a 80 MHz CPU, set PLL multiplication factor to 5 (5*16=80)!
 */
#define CONFIG_SYS_PLPRCR ( (5-1)<<PLPRCR_MF_SHIFT | PLPRCR_TEXPS | PLPRCR_TMIST )

/*-----------------------------------------------------------------------
 * SCCR - System Clock and reset Control Register		15-27
 *-----------------------------------------------------------------------
 * Set clock output, timebase and RTC source and divider,
 * power management and some other internal clocks
 */
#define SCCR_MASK	SCCR_EBDF00
#define CONFIG_SYS_SCCR	(SCCR_TBS | SCCR_EBDF01 |  \
			 SCCR_COM00   | SCCR_DFSYNC00 | SCCR_DFBRG00  | \
			 SCCR_DFNL000 | SCCR_DFNH000  | SCCR_DFLCD000 | \
			 SCCR_DFALCD00)

/*-----------------------------------------------------------------------
 * PCMCIA stuff
 *-----------------------------------------------------------------------
 *
 */

/* KUP4K use both slots, SLOT_A as "primary". */
#define CONFIG_PCMCIA_SLOT_A 1

#define CONFIG_SYS_PCMCIA_MEM_ADDR	(0xE0000000)
#define CONFIG_SYS_PCMCIA_MEM_SIZE	( 64 << 20 )
#define CONFIG_SYS_PCMCIA_DMA_ADDR	(0xE4000000)
#define CONFIG_SYS_PCMCIA_DMA_SIZE	( 64 << 20 )
#define CONFIG_SYS_PCMCIA_ATTRB_ADDR	(0xE8000000)
#define CONFIG_SYS_PCMCIA_ATTRB_SIZE	( 64 << 20 )
#define CONFIG_SYS_PCMCIA_IO_ADDR	(0xEC000000)
#define CONFIG_SYS_PCMCIA_IO_SIZE	( 64 << 20 )

#define PCMCIA_SOCKETS_NO 2
#define PCMCIA_MEM_WIN_NO 8
/*-----------------------------------------------------------------------
 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
 *-----------------------------------------------------------------------
 */

#define CONFIG_IDE_8xx_PCCARD	1	/* Use IDE with PC Card Adapter */

#undef	CONFIG_IDE_8xx_DIRECT		/* Direct IDE	 not supported	*/
#define CONFIG_IDE_LED		1	/* LED	 for ide supported	*/
#undef	CONFIG_IDE_RESET		/* reset for ide not supported	*/

#define CONFIG_SYS_IDE_MAXBUS		2
#define CONFIG_SYS_IDE_MAXDEVICE	4

#define CONFIG_SYS_ATA_IDE0_OFFSET	0x0000

#define CONFIG_SYS_ATA_IDE1_OFFSET	(4 * CONFIG_SYS_PCMCIA_MEM_SIZE)

#define CONFIG_SYS_ATA_BASE_ADDR	CONFIG_SYS_PCMCIA_MEM_ADDR

/* Offset for data I/O			*/
#define CONFIG_SYS_ATA_DATA_OFFSET	(CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)

/* Offset for normal register accesses	*/
#define CONFIG_SYS_ATA_REG_OFFSET	(2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)

/* Offset for alternate registers	*/
#define CONFIG_SYS_ATA_ALT_OFFSET	0x0100


/*-----------------------------------------------------------------------
 *
 *-----------------------------------------------------------------------
 *
 */
#define CONFIG_SYS_DER 0

/*
 * Init Memory Controller:
 *
 * BR0/1 and OR0/1 (FLASH)
 */
#define FLASH_BASE0_PRELIM	0x40000000	/* FLASH bank #0	*/

/* used to re-map FLASH both when starting from SRAM or FLASH:
 * restrict access enough to keep SRAM working (if any)
 * but not too much to meddle with FLASH accesses
 */
#define CONFIG_SYS_REMAP_OR_AM		0x80000000	/* OR addr mask */
#define CONFIG_SYS_PRELIM_OR_AM	0xE0000000	/* OR addr mask */

/*
 * FLASH timing:
 */
#define CONFIG_SYS_OR_TIMING_FLASH	(OR_ACS_DIV1  | OR_TRLX | OR_CSNT_SAM | \
				 OR_SCY_2_CLK | OR_EHTR | OR_BI)

#define CONFIG_SYS_OR0_REMAP	(CONFIG_SYS_REMAP_OR_AM  | CONFIG_SYS_OR_TIMING_FLASH)
#define CONFIG_SYS_OR0_PRELIM	(CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
#define CONFIG_SYS_BR0_PRELIM	((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_16 | BR_V )


/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care)	*/
#define CONFIG_SYS_OR_TIMING_SDRAM	0x00000A00


/*
 * Memory Periodic Timer Prescaler
 *
 * The Divider for PTA (refresh timer) configuration is based on an
 * example SDRAM configuration (64 MBit, one bank). The adjustment to
 * the number of chip selects (NCS) and the actually needed refresh
 * rate is done by setting MPTPR.
 *
 * PTA is calculated from
 *	PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
 *
 *	gclk	  CPU clock (not bus clock!)
 *	Trefresh  Refresh cycle * 4 (four word bursts used)
 *
 * 4096	 Rows from SDRAM example configuration
 * 1000	 factor s -> ms
 *   32	 PTP (pre-divider from MPTPR) from SDRAM example configuration
 *    4	 Number of refresh cycles per period
 *   64	 Refresh cycle in ms per number of rows
 * --------------------------------------------
 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
 *
 * 50 MHz => 50.000.000 / Divider =  98
 * 66 Mhz => 66.000.000 / Divider = 129
 * 80 Mhz => 80.000.000 / Divider = 156
 */
#if   defined(CONFIG_80MHz)
#define CONFIG_SYS_MAMR_PTA		156
#elif defined(CONFIG_66MHz)
#define CONFIG_SYS_MAMR_PTA		129
#else		/*   50 MHz */
#define CONFIG_SYS_MAMR_PTA		 98
#endif	/*CONFIG_??MHz */

/*
 * For 16 MBit, refresh rates could be 31.3 us
 * (= 64 ms / 2K = 125 / quad bursts).
 * For a simpler initialization, 15.6 us is used instead.
 *
 * #define CONFIG_SYS_MPTPR_2BK_2K	MPTPR_PTP_DIV32		for 2 banks
 * #define CONFIG_SYS_MPTPR_1BK_2K	MPTPR_PTP_DIV64		for 1 bank
 */
#define CONFIG_SYS_MPTPR 0x400

/*
 * MAMR settings for SDRAM
 */
#define CONFIG_SYS_MAMR 0x80802114

/*
 * Internal Definitions
 *
 * Boot Flags
 */
#define BOOTFLAG_COLD	0x01		/* Normal Power-On: Boot from FLASH	*/
#define BOOTFLAG_WARM	0x02		/* Software reboot			*/


#define CONFIG_AUTOBOOT_KEYED		/* use key strings to stop autoboot */
#if 0
#define CONFIG_AUTOBOOT_PROMPT		\
	"Boote in %d Sekunden - stop mit \"2\"\n", bootdelay
#endif
#define CONFIG_AUTOBOOT_STOP_STR	"." /* easy to stop for now */
#define CONFIG_SILENT_CONSOLE	1

#endif	/* __CONFIG_H */
Commit	Line	Data
56f94be3	1	/*
414eec35	2	* (C) Copyright 2000-2005
56f94be3 WD	3	* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
	4	* Klaus Heydeck, Kieback & Peter GmbH & Co KG, heydeck@kieback-peter.de
	5	*
	6	* See file CREDITS for list of people who contributed to this
	7	* project.
	8	*
	9	* This program is free software; you can redistribute it and/or
	10	* modify it under the terms of the GNU General Public License as
	11	* published by the Free Software Foundation; either version 2 of
	12	* the License, or (at your option) any later version.
	13	*
	14	* This program is distributed in the hope that it will be useful,
	15	* but WITHOUT ANY WARRANTY; without even the implied warranty of
0608e04d	16	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
56f94be3 WD	17	* GNU General Public License for more details.
	18	*
	19	* You should have received a copy of the GNU General Public License
	20	* along with this program; if not, write to the Free Software
	21	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	22	* MA 02111-1307 USA
	23	*/
	24
	25	/*
	26	* board/config.h - configuration options, board specific
	27	* Derived from ../tqm8xx/tqm8xx.c
	28	*/
	29
	30	#ifndef __CONFIG_H
	31	#define __CONFIG_H
	32
	33	/*
	34	* High Level Configuration Options
	35	* (easy to change)
	36	*/
	37
	38	#define CONFIG_MPC855 1 /* This is a MPC855 CPU */
	39	#define CONFIG_KUP4K 1 /* ...on a KUP4K module */
	40
0608e04d	41	#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
56f94be3 WD	42	#undef CONFIG_8xx_CONS_SMC2
56f94be3 WD	43	#undef CONFIG_8xx_CONS_NONE
682011ff	44	#define CONFIG_BAUDRATE 115200 /* console baudrate */
56f94be3 WD	45	#if 0
	46	#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
	47	#else
682011ff	48	#define CONFIG_BOOTDELAY 1 /* autoboot after 1 second */
56f94be3 WD	49	#endif
56f94be3 WD	50
56f94be3 WD	51	#define CONFIG_BOARD_TYPES 1 /* support board types */
56f94be3 WD	52
56f94be3 WD	53
	54	#undef CONFIG_BOOTARGS
	55
56f94be3	56
0608e04d WD	57	#define CONFIG_EXTRA_ENV_SETTINGS \
	58	"slot_a_boot=setenv bootargs root=/dev/hda2 ip=off;" \
	59	"run addhw; diskboot 200000 0:1; bootm 200000\0" \
	60	"slot_b_boot=setenv bootargs root=/dev/hda2 ip=off;" \
	61	"run addhw; diskboot 200000 2:1; bootm 200000\0" \
	62	"nfs_boot=dhcp; run nfsargs addip addhw; bootm 200000\0" \
	63	"panic_boot=echo No Bootdevice !!! reset\0" \
fe126d8b	64	"nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath}\0" \
0608e04d	65	"ramargs=setenv bootargs root=/dev/ram rw\0" \
fe126d8b WD	66	"addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}" \
	67	":${netmask}:${hostname}:${netdev}:off\0" \
	68	"addhw=setenv bootargs ${bootargs} hw=${hw} key1=${key1} panic=1\0" \
0608e04d WD	69	"netdev=eth0\0" \
	70	"contrast=55\0" \
	71	"silent=1\0" \
	72	"load=tftp 200000 bootloader-4k.bitmap;tftp 100000 bootloader-4k.bin\0" \
fe126d8b	73	"update=protect off 1:0-7;era 1:0-7;cp.b 100000 40000000 ${filesize};" \
02b11f8e	74	"cp.b 200000 40050000 14000\0"
682011ff WD	75
	76	#define CONFIG_BOOTCOMMAND \
	77	"run slot_a_boot;run slot_b_boot;run nfs_boot;run panic_boot"
56f94be3	78
56f94be3	79
0608e04d WD	80	#define CONFIG_MISC_INIT_R 1
0608e04d WD	81	#define CONFIG_MISC_INIT_F 1
56f94be3 WD	82
56f94be3 WD	83	#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
6d0f6bcf	84	#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
56f94be3	85
02b11f8e	86	#define CONFIG_WATCHDOG 1 /* watchdog enabled */
56f94be3	87
0608e04d	88	#define CONFIG_STATUS_LED 1 /* Status LED enabled */
56f94be3 WD	89
	90	#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
	91
7be044e4 JL	92	/*
	93	* BOOTP options
	94	*/
	95	#define CONFIG_BOOTP_SUBNETMASK
	96	#define CONFIG_BOOTP_GATEWAY
	97	#define CONFIG_BOOTP_HOSTNAME
	98	#define CONFIG_BOOTP_BOOTPATH
	99	#define CONFIG_BOOTP_BOOTFILESIZE
	100
56f94be3 WD	101
	102	#define CONFIG_MAC_PARTITION
	103	#define CONFIG_DOS_PARTITION
	104
56f94be3	105
02b11f8e WD	106	/*
	107	* enable I2C and select the hardware/software driver
	108	*/
	109	#undef CONFIG_HARD_I2C /* I2C with hardware support */
	110	#define CONFIG_SOFT_I2C 1 /* I2C bit-banged */
	111
6d0f6bcf JCPV	112	#define CONFIG_SYS_I2C_SPEED 93000 /* 93 kHz is supposed to work */
6d0f6bcf JCPV	113	#define CONFIG_SYS_I2C_SLAVE 0xFE
02b11f8e WD	114
	115	#ifdef CONFIG_SOFT_I2C
	116	/*
	117	* Software (bit-bang) I2C driver configuration
	118	*/
	119	#define PB_SCL 0x00000020 /* PB 26 */
	120	#define PB_SDA 0x00000010 /* PB 27 */
	121
	122	#define I2C_INIT (immr->im_cpm.cp_pbdir \|= PB_SCL)
	123	#define I2C_ACTIVE (immr->im_cpm.cp_pbdir \|= PB_SDA)
	124	#define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
	125	#define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
	126	#define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat \|= PB_SDA; \
	127	else immr->im_cpm.cp_pbdat &= ~PB_SDA
	128	#define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat \|= PB_SCL; \
	129	else immr->im_cpm.cp_pbdat &= ~PB_SCL
	130	#define I2C_DELAY udelay(2) /* 1/4 I2C clock duration */
	131	#endif /* CONFIG_SOFT_I2C */
	132
	133
	134	/*-----------------------------------------------------------------------
	135	* I2C Configuration
	136	*/
	137
6d0f6bcf JCPV	138	#define CONFIG_SYS_I2C_PICIO_ADDR 0x21 /* PCF8574 IO Expander */
6d0f6bcf JCPV	139	#define CONFIG_SYS_I2C_RTC_ADDR 0x51 /* PCF8563 RTC */
02b11f8e	140
0608e04d	141
02b11f8e WD	142	/* List of I2C addresses to be verified by POST */
02b11f8e WD	143
6d0f6bcf JCPV	144	#define I2C_ADDR_LIST {CONFIG_SYS_I2C_PICIO_ADDR, \
6d0f6bcf JCPV	145	CONFIG_SYS_I2C_RTC_ADDR, \
02b11f8e WD	146	}
	147
	148
	149	#define CONFIG_RTC_PCF8563 /* use Philips PCF8563 RTC */
	150
6d0f6bcf	151	#define CONFIG_SYS_DISCOVER_PHY
63ff004c	152	#define CONFIG_MII
02b11f8e WD	153
	154	#if 0
	155	#define CONFIG_ETHADDR 00:0B:64:00:00:00 /* our OUI from IEEE */
	156	#endif
	157	#define CONFIG_KUP4K_LOGO 0x40050000 /* Address of logo bitmap */
56f94be3 WD	158
	159	/* Define to allow the user to overwrite serial and ethaddr */
	160	#define CONFIG_ENV_OVERWRITE
02b11f8e WD	161	#if 1
	162	/* POST support */
	163
6d0f6bcf JCPV	164	#define CONFIG_POST (CONFIG_SYS_POST_CPU \| \
	165	CONFIG_SYS_POST_RTC \| \
	166	CONFIG_SYS_POST_I2C)
02b11f8e	167	#endif
56f94be3	168
348f258f JL	169
	170	/*
	171	* Command line configuration.
	172	*/
	173	#include <config_cmd_default.h>
	174
	175	#define CONFIG_CMD_DATE
	176	#define CONFIG_CMD_DHCP
	177	#define CONFIG_CMD_I2C
	178	#define CONFIG_CMD_IDE
	179	#define CONFIG_CMD_NFS
348f258f JL	180	#define CONFIG_CMD_SNTP
348f258f JL	181
af075ee9 JL	182	#ifdef CONFIG_POST
	183	#define CONFIG_CMD_DIAG
	184	#endif
56f94be3 WD	185
	186	/*
	187	* Miscellaneous configurable options
	188	*/
6d0f6bcf JCPV	189	#define CONFIG_SYS_LONGHELP /* undef to save memory */
6d0f6bcf JCPV	190	#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
348f258f	191	#if defined(CONFIG_CMD_KGDB)
6d0f6bcf	192	#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
56f94be3	193	#else
6d0f6bcf	194	#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
56f94be3	195	#endif
6d0f6bcf JCPV	196	#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
	197	#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
	198	#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
56f94be3	199
6d0f6bcf JCPV	200	#define CONFIG_SYS_MEMTEST_START 0x000400000 /* memtest works on */
6d0f6bcf JCPV	201	#define CONFIG_SYS_MEMTEST_END 0x002C00000 /* 4 ... 44 MB in DRAM */
56f94be3	202
6d0f6bcf	203	#define CONFIG_SYS_LOAD_ADDR 0x200000 /* default load address */
56f94be3	204
6d0f6bcf	205	#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
56f94be3	206
6d0f6bcf	207	#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 115200 }
56f94be3	208
6d0f6bcf	209	#define CONFIG_SYS_CONSOLE_INFO_QUIET 1
682011ff	210
56f94be3 WD	211	/*
	212	* Low Level Configuration Settings
	213	* (address mappings, register initial values, etc.)
	214	* You should know what you are doing if you make changes here.
	215	*/
	216	/*-----------------------------------------------------------------------
	217	* Internal Memory Mapped Register
	218	*/
6d0f6bcf	219	#define CONFIG_SYS_IMMR 0xFFF00000
56f94be3 WD	220
	221	/*-----------------------------------------------------------------------
	222	* Definitions for initial stack pointer and data area (in DPRAM)
	223	*/
6d0f6bcf JCPV	224	#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
	225	#define CONFIG_SYS_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
	226	#define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
	227	#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
	228	#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
56f94be3 WD	229
	230	/*-----------------------------------------------------------------------
	231	* Start addresses for the final memory configuration
	232	* (Set up by the startup code)
6d0f6bcf	233	* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
56f94be3	234	*/
6d0f6bcf JCPV	235	#define CONFIG_SYS_SDRAM_BASE 0x00000000
	236	#define CONFIG_SYS_FLASH_BASE 0x40000000
	237	#define CONFIG_SYS_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */
	238	#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
	239	#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
56f94be3 WD	240
	241	/*
	242	* For booting Linux, the board info and command line data
	243	* have to be in the first 8 MB of memory, since this is
	244	* the maximum mapped by the Linux kernel during initialization.
	245	*/
6d0f6bcf	246	#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
56f94be3 WD	247
	248	/*-----------------------------------------------------------------------
	249	* FLASH organization
	250	*/
6d0f6bcf JCPV	251	#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
6d0f6bcf JCPV	252	#define CONFIG_SYS_MAX_FLASH_SECT 19 /* max number of sectors on one chip */
56f94be3	253
6d0f6bcf JCPV	254	#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
6d0f6bcf JCPV	255	#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
56f94be3	256
5a1aceb0	257	#define CONFIG_ENV_IS_IN_FLASH 1
0e8d1586 JCPV	258	#define CONFIG_ENV_OFFSET 0x40000 /* Offset of Environment Sector */
	259	#define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
	260	#define CONFIG_ENV_SECT_SIZE 0x10000
56f94be3 WD	261
	262	/* Address and size of Redundant Environment Sector */
	263	#if 0
0e8d1586 JCPV	264	#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
0e8d1586 JCPV	265	#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
56f94be3 WD	266	#endif
	267	/*-----------------------------------------------------------------------
	268	* Hardware Information Block
	269	*/
02b11f8e	270	#if 1
6d0f6bcf JCPV	271	#define CONFIG_SYS_HWINFO_OFFSET 0x000F0000 /* offset of HW Info block */
	272	#define CONFIG_SYS_HWINFO_SIZE 0x00000100 /* size of HW Info block */
	273	#define CONFIG_SYS_HWINFO_MAGIC 0x4B26500D /* 'K&P<CR>' */
56f94be3 WD	274	#endif
	275	/*-----------------------------------------------------------------------
	276	* Cache Configuration
	277	*/
6d0f6bcf	278	#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
348f258f	279	#if defined(CONFIG_CMD_KGDB)
6d0f6bcf	280	#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
56f94be3 WD	281	#endif
	282
	283	/*-----------------------------------------------------------------------
	284	* SYPCR - System Protection Control 11-9
	285	* SYPCR can only be written once after reset!
	286	*-----------------------------------------------------------------------
	287	* Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
	288	*/
02b11f8e	289	#if 0 && defined(CONFIG_WATCHDOG) /* KUP uses external TPS3705 WD */
6d0f6bcf	290	#define CONFIG_SYS_SYPCR (SYPCR_SWTC \| SYPCR_BMT \| SYPCR_BME \| SYPCR_SWF \| \
56f94be3 WD	291	SYPCR_SWE \| SYPCR_SWRI\| SYPCR_SWP)
56f94be3 WD	292	#else
6d0f6bcf	293	#define CONFIG_SYS_SYPCR (SYPCR_SWTC \| SYPCR_BMT \| SYPCR_BME \| SYPCR_SWF \| SYPCR_SWP)
56f94be3 WD	294	#endif
	295
	296	/*-----------------------------------------------------------------------
	297	* SIUMCR - SIU Module Configuration 11-6
	298	*-----------------------------------------------------------------------
	299	* PCMCIA config., multi-function pin tri-state
	300	*/
6d0f6bcf	301	#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 \| SIUMCR_DBPC00 \| SIUMCR_MLRC00)
56f94be3 WD	302
	303	/*-----------------------------------------------------------------------
	304	* TBSCR - Time Base Status and Control 11-26
	305	*-----------------------------------------------------------------------
	306	* Clear Reference Interrupt Status, Timebase freezing enabled
	307	*/
6d0f6bcf	308	#define CONFIG_SYS_TBSCR (TBSCR_REFA \| TBSCR_REFB \| TBSCR_TBF)
56f94be3 WD	309
	310	/*-----------------------------------------------------------------------
	311	* RTCSC - Real-Time Clock Status and Control Register 11-27
	312	*-----------------------------------------------------------------------
	313	*/
6d0f6bcf	314	#define CONFIG_SYS_RTCSC (RTCSC_SEC \| RTCSC_ALR \| RTCSC_RTF\| RTCSC_RTE)
56f94be3 WD	315
	316	/*-----------------------------------------------------------------------
	317	* PISCR - Periodic Interrupt Status and Control 11-31
	318	*-----------------------------------------------------------------------
	319	* Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
	320	*/
6d0f6bcf	321	#define CONFIG_SYS_PISCR (PISCR_PS \| PISCR_PITF)
56f94be3 WD	322
	323	/*-----------------------------------------------------------------------
	324	* PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
	325	*-----------------------------------------------------------------------
	326	* Reset PLL lock status sticky bit, timer expired status bit and timer
	327	* interrupt status bit
	328	*
	329	* If this is a 80 MHz CPU, set PLL multiplication factor to 5 (5*16=80)!
	330	*/
6d0f6bcf	331	#define CONFIG_SYS_PLPRCR ( (5-1)<<PLPRCR_MF_SHIFT \| PLPRCR_TEXPS \| PLPRCR_TMIST )
56f94be3 WD	332
	333	/*-----------------------------------------------------------------------
	334	* SCCR - System Clock and reset Control Register 15-27
	335	*-----------------------------------------------------------------------
	336	* Set clock output, timebase and RTC source and divider,
	337	* power management and some other internal clocks
	338	*/
	339	#define SCCR_MASK SCCR_EBDF00
6d0f6bcf	340	#define CONFIG_SYS_SCCR (SCCR_TBS \| SCCR_EBDF01 \| \
56f94be3 WD	341	SCCR_COM00 \| SCCR_DFSYNC00 \| SCCR_DFBRG00 \| \
	342	SCCR_DFNL000 \| SCCR_DFNH000 \| SCCR_DFLCD000 \| \
	343	SCCR_DFALCD00)
	344
	345	/*-----------------------------------------------------------------------
	346	* PCMCIA stuff
	347	*-----------------------------------------------------------------------
	348	*
	349	*/
	350
ea909b76	351	/* KUP4K use both slots, SLOT_A as "primary". */
0608e04d	352	#define CONFIG_PCMCIA_SLOT_A 1
56f94be3	353
6d0f6bcf JCPV	354	#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
	355	#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
	356	#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
	357	#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
	358	#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
	359	#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
	360	#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
	361	#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
56f94be3	362
ea909b76 WD	363	#define PCMCIA_SOCKETS_NO 2
ea909b76 WD	364	#define PCMCIA_MEM_WIN_NO 8
56f94be3 WD	365	/*-----------------------------------------------------------------------
	366	* IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
	367	*-----------------------------------------------------------------------
	368	*/
	369
0608e04d	370	#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
56f94be3	371
0608e04d WD	372	#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
0608e04d WD	373	#define CONFIG_IDE_LED 1 /* LED for ide supported */
56f94be3 WD	374	#undef CONFIG_IDE_RESET /* reset for ide not supported */
56f94be3 WD	375
6d0f6bcf JCPV	376	#define CONFIG_SYS_IDE_MAXBUS 2
6d0f6bcf JCPV	377	#define CONFIG_SYS_IDE_MAXDEVICE 4
56f94be3	378
6d0f6bcf	379	#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
56f94be3	380
6d0f6bcf	381	#define CONFIG_SYS_ATA_IDE1_OFFSET (4 * CONFIG_SYS_PCMCIA_MEM_SIZE)
ea909b76	382
6d0f6bcf	383	#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
56f94be3 WD	384
56f94be3 WD	385	/* Offset for data I/O */
6d0f6bcf	386	#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
56f94be3 WD	387
56f94be3 WD	388	/* Offset for normal register accesses */
6d0f6bcf	389	#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
56f94be3 WD	390
56f94be3 WD	391	/* Offset for alternate registers */
6d0f6bcf	392	#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
56f94be3 WD	393
	394
	395	/*-----------------------------------------------------------------------
	396	*
	397	*-----------------------------------------------------------------------
	398	*
	399	*/
6d0f6bcf	400	#define CONFIG_SYS_DER 0
56f94be3 WD	401
	402	/*
	403	* Init Memory Controller:
	404	*
	405	* BR0/1 and OR0/1 (FLASH)
	406	*/
	407	#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
	408
	409	/* used to re-map FLASH both when starting from SRAM or FLASH:
	410	* restrict access enough to keep SRAM working (if any)
	411	* but not too much to meddle with FLASH accesses
	412	*/
6d0f6bcf JCPV	413	#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
6d0f6bcf JCPV	414	#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
56f94be3 WD	415
	416	/*
	417	* FLASH timing:
	418	*/
6d0f6bcf	419	#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 \| OR_TRLX \| OR_CSNT_SAM \| \
56f94be3 WD	420	OR_SCY_2_CLK \| OR_EHTR \| OR_BI)
56f94be3 WD	421
6d0f6bcf JCPV	422	#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM \| CONFIG_SYS_OR_TIMING_FLASH)
	423	#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM \| CONFIG_SYS_OR_TIMING_FLASH)
	424	#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) \| BR_PS_16 \| BR_V )
56f94be3 WD	425
56f94be3 WD	426
56f94be3	427	/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
6d0f6bcf	428	#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
56f94be3	429
56f94be3 WD	430
	431	/*
	432	* Memory Periodic Timer Prescaler
	433	*
	434	* The Divider for PTA (refresh timer) configuration is based on an
	435	* example SDRAM configuration (64 MBit, one bank). The adjustment to
	436	* the number of chip selects (NCS) and the actually needed refresh
	437	* rate is done by setting MPTPR.
	438	*
	439	* PTA is calculated from
	440	* PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
	441	*
	442	* gclk CPU clock (not bus clock!)
	443	* Trefresh Refresh cycle * 4 (four word bursts used)
	444	*
0608e04d WD	445	* 4096 Rows from SDRAM example configuration
	446	* 1000 factor s -> ms
	447	* 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
	448	* 4 Number of refresh cycles per period
	449	* 64 Refresh cycle in ms per number of rows
56f94be3 WD	450	* --------------------------------------------
	451	* Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
	452	*
	453	* 50 MHz => 50.000.000 / Divider = 98
	454	* 66 Mhz => 66.000.000 / Divider = 129
	455	* 80 Mhz => 80.000.000 / Divider = 156
	456	*/
	457	#if defined(CONFIG_80MHz)
6d0f6bcf	458	#define CONFIG_SYS_MAMR_PTA 156
56f94be3	459	#elif defined(CONFIG_66MHz)
6d0f6bcf	460	#define CONFIG_SYS_MAMR_PTA 129
56f94be3	461	#else /* 50 MHz */
6d0f6bcf	462	#define CONFIG_SYS_MAMR_PTA 98
56f94be3 WD	463	#endif /CONFIG_??MHz /
	464
	465	/*
	466	* For 16 MBit, refresh rates could be 31.3 us
	467	* (= 64 ms / 2K = 125 / quad bursts).
	468	* For a simpler initialization, 15.6 us is used instead.
	469	*
6d0f6bcf JCPV	470	* #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
6d0f6bcf JCPV	471	* #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
56f94be3	472	*/
6d0f6bcf	473	#define CONFIG_SYS_MPTPR 0x400
56f94be3 WD	474
	475	/*
	476	* MAMR settings for SDRAM
	477	*/
6d0f6bcf	478	#define CONFIG_SYS_MAMR 0x80802114
56f94be3 WD	479
	480	/*
	481	* Internal Definitions
	482	*
	483	* Boot Flags
	484	*/
0608e04d	485	#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
56f94be3 WD	486	#define BOOTFLAG_WARM 0x02 /* Software reboot */
	487
	488
	489	#define CONFIG_AUTOBOOT_KEYED /* use key strings to stop autoboot */
	490	#if 0
f2302d44 SR	491	#define CONFIG_AUTOBOOT_PROMPT \
f2302d44 SR	492	"Boote in %d Sekunden - stop mit \"2\"\n", bootdelay
56f94be3	493	#endif
682011ff	494	#define CONFIG_AUTOBOOT_STOP_STR "." /* easy to stop for now */
0608e04d	495	#define CONFIG_SILENT_CONSOLE 1
56f94be3 WD	496
56f94be3 WD	497	#endif /* __CONFIG_H */