]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/MHPC.h
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / include / configs / MHPC.h
CommitLineData
e2211743
WD
1/*
2 * (C) Copyright 2001
3 * Frank Gottschling, ELTEC Elektronik AG, fgottschling@eltec.de
4 *
5 * (C) Copyright 2001
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
7 *
8 * Configuation settings for the miniHiPerCam.
9 *
10 * -----------------------------------------------------------------
11 * See file CREDITS for list of people who contributed to this
12 * project.
13 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
c837dcb1 21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
e2211743
WD
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 */
29
30/*
31 * board/config.h - configuration options, board specific
32 */
33
34#ifndef __CONFIG_H
35#define __CONFIG_H
36
37/*
38 * High Level Configuration Options
39 * (easy to change)
40 */
41#define CONFIG_MPC823 1 /* This is a MPC823 CPU */
c837dcb1
WD
42#define CONFIG_MHPC 1 /* on a miniHiPerCam */
43#define CONFIG_BOARD_EARLY_INIT_F 1 /* do special hardware init. */
44#define CONFIG_MISC_INIT_R 1
e2211743
WD
45
46#define CONFIG_8xx_GCLK_FREQ MPC8XX_SPEED
47#undef CONFIG_8xx_CONS_SMC1
c837dcb1 48#define CONFIG_8xx_CONS_SMC2 1 /* Console is on SMC2 */
e2211743
WD
49#undef CONFIG_8xx_CONS_NONE
50#define CONFIG_BAUDRATE 9600
51#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
52
c837dcb1 53#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
e2211743 54
c837dcb1
WD
55#define CONFIG_ENV_OVERWRITE 1
56#define CONFIG_ETHADDR 00:00:5b:ee:de:ad
e2211743 57
c837dcb1 58#undef CONFIG_BOOTARGS
e2211743
WD
59#define CONFIG_BOOTCOMMAND \
60 "bootp;" \
fe126d8b
WD
61 "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
62 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \
e2211743
WD
63 "bootm"
64
65#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
6d0f6bcf 66#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
e2211743
WD
67
68#undef CONFIG_WATCHDOG /* watchdog disabled */
c837dcb1 69#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
e2211743 70
c837dcb1 71#undef CONFIG_UCODE_PATCH
e2211743
WD
72
73/* enable I2C and select the hardware/software driver */
c837dcb1 74#undef CONFIG_HARD_I2C /* I2C with hardware support */
e2211743
WD
75#define CONFIG_SOFT_I2C 1 /* I2C bit-banged */
76/*
77 * Software (bit-bang) I2C driver configuration
78 */
79#define PB_SCL 0x00000020 /* PB 26 */
80#define PB_SDA 0x00000010 /* PB 27 */
81
82#define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
83#define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
84#define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
85#define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
86#define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
c837dcb1 87 else immr->im_cpm.cp_pbdat &= ~PB_SDA
e2211743 88#define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
c837dcb1 89 else immr->im_cpm.cp_pbdat &= ~PB_SCL
e2211743
WD
90#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
91
6d0f6bcf
JCPV
92#define CONFIG_SYS_I2C_SPEED 50000
93#define CONFIG_SYS_I2C_SLAVE 0xFE
94#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM X24C04 */
95#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* bytes of address */
c837dcb1 96/* mask of address bits that overflow into the "EEPROM chip address" */
6d0f6bcf
JCPV
97#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
98#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
99#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
c837dcb1
WD
100
101#define LCD_VIDEO_ADDR (SDRAM_MAX_SIZE-SDRAM_RES_SIZE)
102#define LCD_VIDEO_SIZE SDRAM_RES_SIZE /* 2MB */
103#define LCD_VIDEO_COLS 640
104#define LCD_VIDEO_ROWS 480
105#define LCD_VIDEO_FG 255
106#define LCD_VIDEO_BG 0
107
108#undef CONFIG_VIDEO /* test only ! s.a devices.c and 8xx */
109#define CONFIG_CFB_CONSOLE /* framebuffer console with std input */
e2211743
WD
110#define CONFIG_VIDEO_LOGO
111
c837dcb1
WD
112#define VIDEO_KBD_INIT_FCT 0 /* no KBD dev on MHPC - use serial */
113#define VIDEO_TSTC_FCT serial_tstc
114#define VIDEO_GETC_FCT serial_getc
e2211743 115
c837dcb1 116#define CONFIG_BR0_WORKAROUND 1
e2211743 117
e2211743 118
8353e139
JL
119/*
120 * Command line configuration.
121 */
122#include <config_cmd_default.h>
e2211743 123
8353e139
JL
124#define CONFIG_CMD_DATE
125#define CONFIG_CMD_EEPROM
126#define CONFIG_CMD_ELF
127#define CONFIG_CMD_I2C
128#define CONFIG_CMD_JFFS2
129#define CONFIG_CMD_REGINFO
130
131
7be044e4
JL
132/*
133 * BOOTP options
134 */
135#define CONFIG_BOOTP_SUBNETMASK
136#define CONFIG_BOOTP_GATEWAY
137#define CONFIG_BOOTP_HOSTNAME
138#define CONFIG_BOOTP_BOOTPATH
139#define CONFIG_BOOTP_BOOTFILESIZE
140
e2211743
WD
141
142/*
143 * Miscellaneous configurable options
144 */
6d0f6bcf
JCPV
145#define CONFIG_SYS_LONGHELP /* undef to save memory */
146#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
8353e139 147#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 148#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
e2211743 149#else
6d0f6bcf 150#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
e2211743 151#endif
6d0f6bcf
JCPV
152#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
153#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
154#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
e2211743 155
6d0f6bcf
JCPV
156#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
157#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
e2211743 158
6d0f6bcf 159#define CONFIG_SYS_LOAD_ADDR 0x300000 /* default load address */
e2211743 160
6d0f6bcf 161#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
e2211743 162
6d0f6bcf 163#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
e2211743
WD
164
165/*
166 * Low Level Configuration Settings
167 * (address mappings, register initial values, etc.)
168 * You should know what you are doing if you make changes here.
169 */
170
171/*-----------------------------------------------------------------------
172 * Physical memory map
173 */
6d0f6bcf 174#define CONFIG_SYS_IMMR 0xFFF00000 /* Internal Memory Mapped Register*/
e2211743
WD
175
176/*-----------------------------------------------------------------------
177 * Definitions for initial stack pointer and data area (in DPRAM)
178 */
6d0f6bcf
JCPV
179#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
180#define CONFIG_SYS_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
181#define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
182#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
183#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
e2211743
WD
184
185/*-----------------------------------------------------------------------
186 * Start addresses for the final memory configuration
187 * (Set up by the startup code)
6d0f6bcf 188 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
e2211743 189 */
6d0f6bcf
JCPV
190#define CONFIG_SYS_SDRAM_BASE 0x00000000
191#define CONFIG_SYS_FLASH_BASE 0xfe000000
e2211743 192
6d0f6bcf
JCPV
193#define CONFIG_SYS_MONITOR_LEN 0x40000 /* Reserve 256 kB for Monitor */
194#undef CONFIG_SYS_MONITOR_BASE /* to run U-Boot from RAM */
195#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
196#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
e2211743 197
700a0c64
WD
198/*
199 * JFFS2 partitions
200 *
201 */
202/* No command line, one static partition, whole device */
203#undef CONFIG_JFFS2_CMDLINE
204#define CONFIG_JFFS2_DEV "nor0"
205#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
206#define CONFIG_JFFS2_PART_OFFSET 0x00000000
207
208/* mtdparts command line support */
209/* Note: fake mtd_id used, no linux mtd map file */
210/*
211#define CONFIG_JFFS2_CMDLINE
212#define MTDIDS_DEFAULT "nor0=mhpc-0"
213#define MTDPARTS_DEFAULT "mtdparts=mhpc-0:-(jffs2)"
214*/
e2211743
WD
215
216/*
217 * For booting Linux, the board info and command line data
218 * have to be in the first 8 MB of memory, since this is
219 * the maximum mapped by the Linux kernel during initialization.
220 */
6d0f6bcf 221#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map- for Linux */
e2211743
WD
222
223/*-----------------------------------------------------------------------
224 * FLASH organization
225 */
6d0f6bcf
JCPV
226#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
227#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max number of sectors on one chip */
e2211743 228
6d0f6bcf
JCPV
229#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
230#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
5a1aceb0 231#define CONFIG_ENV_IS_IN_FLASH 1
6d0f6bcf 232#define CONFIG_ENV_OFFSET CONFIG_SYS_MONITOR_LEN /* Offset of Environment */
0e8d1586 233#define CONFIG_ENV_SIZE 0x20000 /* Total Size of Environment */
e2211743
WD
234
235/*-----------------------------------------------------------------------
236 * Cache Configuration
237 */
6d0f6bcf 238#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
8353e139 239#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 240#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
e2211743
WD
241#endif
242
243/*-----------------------------------------------------------------------
244 * SYPCR - System Protection Control 11-9
245 * SYPCR can only be written once after reset!
246 *-----------------------------------------------------------------------
247 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
248 */
249#if defined(CONFIG_WATCHDOG)
6d0f6bcf 250#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
e2211743
WD
251 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
252#else
6d0f6bcf 253#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
8bde7f77 254 SYPCR_SWP)
e2211743
WD
255#endif
256
257/*-----------------------------------------------------------------------
258 * SIUMCR - SIU Module Configuration 11-6
259 *-----------------------------------------------------------------------
260 * PCMCIA config., multi-function pin tri-state
261 */
6d0f6bcf 262#define CONFIG_SYS_SIUMCR (SIUMCR_SEME)
e2211743
WD
263
264/*-----------------------------------------------------------------------
265 * TBSCR - Time Base Status and Control 11-26
266 *-----------------------------------------------------------------------
267 * Clear Reference Interrupt Status, Timebase freezing enabled
268 */
6d0f6bcf 269#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBE)
e2211743
WD
270
271/*-----------------------------------------------------------------------
272 * PISCR - Periodic Interrupt Status and Control 11-31
273 *-----------------------------------------------------------------------
274 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
275 */
6d0f6bcf 276#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF | PISCR_PTE)
e2211743
WD
277
278/*-----------------------------------------------------------------------
279 * RTCSC - Real-Time Clock Status and Control Register 12-18
280 *-----------------------------------------------------------------------
281 */
6d0f6bcf 282#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
e2211743
WD
283
284/*-----------------------------------------------------------------------
285 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
286 *-----------------------------------------------------------------------
287 * Reset PLL lock status sticky bit, timer expired status bit and timer
288 * interrupt status bit - leave PLL multiplication factor unchanged !
289 */
290#define MPC8XX_SPEED 50000000L
c837dcb1 291#define MPC8XX_XIN 5000000L /* ref clk */
e2211743 292#define MPC8XX_FACT (MPC8XX_SPEED/MPC8XX_XIN)
6d0f6bcf 293#define CONFIG_SYS_PLPRCR (((MPC8XX_FACT-1) << PLPRCR_MF_SHIFT) | \
8bde7f77 294 PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
e2211743
WD
295
296/*-----------------------------------------------------------------------
297 * SCCR - System Clock and reset Control Register 15-27
298 *-----------------------------------------------------------------------
299 * Set clock output, timebase and RTC source and divider,
300 * power management and some other internal clocks
301 */
302
303#define SCCR_MASK (SCCR_RTDIV | SCCR_RTSEL) /* SCCR_EBDF11 */
6d0f6bcf 304#define CONFIG_SYS_SCCR (SCCR_TBS | SCCR_DFLCD001)
e2211743
WD
305
306
307/*-----------------------------------------------------------------------
308 * MAMR settings for SDRAM - 16-14
309 * => 0xC080200F
310 *-----------------------------------------------------------------------
311 * periodic timer for refresh
312 */
6d0f6bcf
JCPV
313#define CONFIG_SYS_MAMR_PTA 0xC0
314#define CONFIG_SYS_MAMR ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | MAMR_G0CLA_A11 | MAMR_TLFA_MSK)
e2211743
WD
315
316/*
317 * BR0 and OR0 (FLASH) used to re-map FLASH
318 */
319
320/* allow for max 8 MB of Flash */
321#define FLASH_BASE 0xFE000000 /* FLASH bank #0*/
322#define FLASH_BASE0_PRELIM 0xFE000000 /* FLASH bank #0*/
6d0f6bcf
JCPV
323#define CONFIG_SYS_REMAP_OR_AM 0xFF800000 /* OR addr mask */
324#define CONFIG_SYS_PRELIM_OR_AM 0xFF800000 /* OR addr mask */
e2211743 325
6d0f6bcf 326#define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_BI | OR_SCY_8_CLK) /* (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | OR_SCY_6_CLK)*/
e2211743 327
6d0f6bcf
JCPV
328#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
329#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
330#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE & BR_BA_MSK) | BR_PS_16 | BR_MS_GPCM | BR_V )
e2211743
WD
331
332/*
333 * BR1 and OR1 (SDRAM)
334 */
335#define SDRAM_BASE1_PRELIM 0x00000000 /* SDRAM bank #0 */
c837dcb1
WD
336#define SDRAM_MAX_SIZE 0x01000000 /* max 16 MB */
337#define SDRAM_RES_SIZE 0x00200000 /* 2 MB for framebuffer */
e2211743
WD
338
339/* SDRAM timing: drive GPL5 high on first cycle */
6d0f6bcf 340#define CONFIG_SYS_OR_TIMING_SDRAM (OR_G5LS)
e2211743 341
6d0f6bcf
JCPV
342#define CONFIG_SYS_OR1_PRELIM ((~(SDRAM_MAX_SIZE)+1)| CONFIG_SYS_OR_TIMING_SDRAM )
343#define CONFIG_SYS_BR1_PRELIM ((SDRAM_BASE1_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
e2211743
WD
344
345/*
346 * BR2/OR2 - DIMM
347 */
6d0f6bcf
JCPV
348#define CONFIG_SYS_OR2 (OR_ACS_DIV4)
349#define CONFIG_SYS_BR2 (BR_MS_UPMA)
e2211743
WD
350
351/*
352 * BR3/OR3 - DIMM
353 */
6d0f6bcf
JCPV
354#define CONFIG_SYS_OR3 (OR_ACS_DIV4)
355#define CONFIG_SYS_BR3 (BR_MS_UPMA)
e2211743
WD
356
357/*
358 * BR4/OR4
359 */
6d0f6bcf
JCPV
360#define CONFIG_SYS_OR4 0
361#define CONFIG_SYS_BR4 0
e2211743
WD
362
363/*
364 * BR5/OR5
365 */
6d0f6bcf
JCPV
366#define CONFIG_SYS_OR5 0
367#define CONFIG_SYS_BR5 0
e2211743
WD
368
369/*
370 * BR6/OR6
371 */
6d0f6bcf
JCPV
372#define CONFIG_SYS_OR6 0
373#define CONFIG_SYS_BR6 0
e2211743
WD
374
375/*
376 * BR7/OR7
377 */
6d0f6bcf
JCPV
378#define CONFIG_SYS_OR7 0
379#define CONFIG_SYS_BR7 0
e2211743
WD
380
381
382/*-----------------------------------------------------------------------
383 * Debug Entry Mode
384 *-----------------------------------------------------------------------
385 *
386 */
6d0f6bcf 387#define CONFIG_SYS_DER 0
e2211743
WD
388
389/*
390 * Internal Definitions
391 *
392 * Boot Flags
393 */
c837dcb1 394#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
e2211743
WD
395#define BOOTFLAG_WARM 0x02 /* Software reboot */
396
397#endif /* __CONFIG_H */