]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/PMC440.h
ppc4xx: Fix esd loadpci command
[people/ms/u-boot.git] / include / configs / PMC440.h
CommitLineData
8ba132ca
MF
1/*
2 * (C) Copyright 2007
3 * Matthias Fuchs, esd gmbh, matthias.fuchs@esd-electronics.com.
4 * Based on the sequoia configuration file.
5 *
6 * (C) Copyright 2006-2007
7 * Stefan Roese, DENX Software Engineering, sr@denx.de.
8 *
9 * (C) Copyright 2006
10 * Jacqueline Pira-Ferriol, AMCC/IBM, jpira-ferriol@fr.ibm.com
11 * Alain Saurel, AMCC/IBM, alain.saurel@fr.ibm.com
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29/************************************************************************
30 * PMC440.h - configuration for esd PMC440 boards
31 ***********************************************************************/
32#ifndef __CONFIG_H
33#define __CONFIG_H
34
35/*-----------------------------------------------------------------------
36 * High Level Configuration Options
37 *----------------------------------------------------------------------*/
38#define CONFIG_440EPX 1 /* Specific PPC440EPx */
39#define CONFIG_440 1 /* ... PPC440 family */
40#define CONFIG_4xx 1 /* ... PPC4xx family */
41
42#define CONFIG_SYS_CLK_FREQ 33333400
43
ff41ffc9 44#if 0 /* temporary disabled because OS/9 does not like dcache on startup */
8ba132ca 45#define CONFIG_4xx_DCACHE /* enable dcache */
ff41ffc9 46#endif
8ba132ca
MF
47
48#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
49#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
50#define CONFIG_BOARD_TYPES 1 /* support board types */
51/*-----------------------------------------------------------------------
52 * Base addresses -- Note these are effective addresses where the
53 * actual resources get mapped (not physical addresses)
54 *----------------------------------------------------------------------*/
6d0f6bcf
JCPV
55#define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Monitor */
56#define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserve 256 kB for malloc() */
8ba132ca
MF
57
58#define CONFIG_PRAM 0 /* use pram variable to overwrite */
59
6d0f6bcf
JCPV
60#define CONFIG_SYS_BOOT_BASE_ADDR 0xf0000000
61#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */
62#define CONFIG_SYS_FLASH_BASE 0xfc000000 /* start of FLASH */
63#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
64#define CONFIG_SYS_NAND_ADDR 0xd0000000 /* NAND Flash */
65#define CONFIG_SYS_OCM_BASE 0xe0010000 /* ocm */
66#define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_OCM_BASE
67#define CONFIG_SYS_PCI_BASE 0xe0000000 /* Internal PCI regs */
68#define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */
69#define CONFIG_SYS_PCI_MEMBASE1 CONFIG_SYS_PCI_MEMBASE + 0x10000000
70#define CONFIG_SYS_PCI_MEMBASE2 CONFIG_SYS_PCI_MEMBASE1 + 0x10000000
71#define CONFIG_SYS_PCI_MEMBASE3 CONFIG_SYS_PCI_MEMBASE2 + 0x10000000
72#define CONFIG_SYS_PCI_MEMSIZE 0x80000000 /* 2GB! */
8ba132ca
MF
73
74/* Don't change either of these */
6d0f6bcf 75#define CONFIG_SYS_PERIPHERAL_BASE 0xef600000 /* internal peripherals */
8ba132ca 76
6d0f6bcf
JCPV
77#define CONFIG_SYS_USB2D0_BASE 0xe0000100
78#define CONFIG_SYS_USB_DEVICE 0xe0000000
79#define CONFIG_SYS_USB_HOST 0xe0000400
80#define CONFIG_SYS_FPGA_BASE0 0xef000000 /* 32 bit */
81#define CONFIG_SYS_FPGA_BASE1 0xef100000 /* 16 bit */
8ba132ca
MF
82
83/*-----------------------------------------------------------------------
84 * Initial RAM & stack pointer
85 *----------------------------------------------------------------------*/
86/* 440EPx/440GRx have 16KB of internal SRAM, so no need for D-Cache */
6d0f6bcf
JCPV
87#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_BASE /* OCM */
88#define CONFIG_SYS_INIT_RAM_END (4 << 10)
89#define CONFIG_SYS_GBL_DATA_SIZE 256 /* num bytes initial data */
90#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
91#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_POST_WORD_ADDR
8ba132ca
MF
92
93/*-----------------------------------------------------------------------
94 * Serial Port
95 *----------------------------------------------------------------------*/
6d0f6bcf 96#undef CONFIG_SYS_EXT_SERIAL_CLOCK
8ba132ca
MF
97#define CONFIG_BAUDRATE 115200
98#define CONFIG_SERIAL_MULTI 1
99#undef CONFIG_UART1_CONSOLE /* console on front panel */
100
6d0f6bcf 101#define CONFIG_SYS_BAUDRATE_TABLE \
8ba132ca
MF
102 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
103
104/*-----------------------------------------------------------------------
105 * Environment
106 *----------------------------------------------------------------------*/
107#if !defined(CONFIG_NAND_U_BOOT) && !defined(CONFIG_NAND_SPL)
bb1f8b4f 108#define CONFIG_ENV_IS_IN_EEPROM 1 /* use FLASH for environment vars */
8ba132ca 109#else
51bfee19 110#define CONFIG_ENV_IS_IN_NAND 1 /* use NAND for environment vars */
0e8d1586 111#define CONFIG_ENV_IS_EMBEDDED 1 /* use embedded environment */
8ba132ca
MF
112#endif
113
114/*-----------------------------------------------------------------------
115 * RTC
116 *----------------------------------------------------------------------*/
117#define CONFIG_RTC_RX8025
118
119/*-----------------------------------------------------------------------
120 * FLASH related
121 *----------------------------------------------------------------------*/
6d0f6bcf 122#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
00b1883a 123#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
8ba132ca 124
6d0f6bcf 125#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
8ba132ca 126
6d0f6bcf
JCPV
127#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
128#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
8ba132ca 129
6d0f6bcf
JCPV
130#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
131#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
8ba132ca 132
6d0f6bcf
JCPV
133#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
134#define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware flash protection */
8ba132ca 135
6d0f6bcf
JCPV
136#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
137#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
8ba132ca 138
5a1aceb0 139#ifdef CONFIG_ENV_IS_IN_FLASH
0e8d1586 140#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
6d0f6bcf 141#define CONFIG_ENV_ADDR ((-CONFIG_SYS_MONITOR_LEN)-CONFIG_ENV_SECT_SIZE)
0e8d1586 142#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
8ba132ca
MF
143
144/* Address and size of Redundant Environment Sector */
0e8d1586
JCPV
145#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
146#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
8ba132ca
MF
147#endif
148
bb1f8b4f 149#ifdef CONFIG_ENV_IS_IN_EEPROM
0e8d1586
JCPV
150#define CONFIG_ENV_OFFSET 0 /* environment starts at the beginning of the EEPROM */
151#define CONFIG_ENV_SIZE 0x1000 /* 4096 bytes may be used for env vars */
8ba132ca
MF
152#endif
153
154/*
155 * IPL (Initial Program Loader, integrated inside CPU)
156 * Will load first 4k from NAND (SPL) into cache and execute it from there.
157 *
158 * SPL (Secondary Program Loader)
159 * Will load special U-Boot version (NUB) from NAND and execute it. This SPL
160 * has to fit into 4kByte. It sets up the CPU and configures the SDRAM
161 * controller and the NAND controller so that the special U-Boot image can be
162 * loaded from NAND to SDRAM.
163 *
164 * NUB (NAND U-Boot)
165 * This NAND U-Boot (NUB) is a special U-Boot version which can be started
166 * from RAM. Therefore it mustn't (re-)configure the SDRAM controller.
167 *
168 * On 440EPx the SPL is copied to SDRAM before the NAND controller is
169 * set up. While still running from cache, I experienced problems accessing
170 * the NAND controller. sr - 2006-08-25
171 */
7d5d7563 172#if defined (CONFIG_NAND_U_BOOT)
6d0f6bcf
JCPV
173#define CONFIG_SYS_NAND_BOOT_SPL_SRC 0xfffff000 /* SPL location */
174#define CONFIG_SYS_NAND_BOOT_SPL_SIZE (4 << 10) /* SPL size */
175#define CONFIG_SYS_NAND_BOOT_SPL_DST (CONFIG_SYS_OCM_BASE + (12 << 10)) /* Copy SPL here */
176#define CONFIG_SYS_NAND_U_BOOT_DST 0x01000000 /* Load NUB to this addr */
177#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST /* Start NUB from this addr */
178#define CONFIG_SYS_NAND_BOOT_SPL_DELTA (CONFIG_SYS_NAND_BOOT_SPL_SRC - CONFIG_SYS_NAND_BOOT_SPL_DST)
8ba132ca
MF
179
180/*
181 * Define the partitioning of the NAND chip (only RAM U-Boot is needed here)
182 */
6d0f6bcf
JCPV
183#define CONFIG_SYS_NAND_U_BOOT_OFFS (16 << 10) /* Offset to RAM U-Boot image */
184#define CONFIG_SYS_NAND_U_BOOT_SIZE (384 << 10) /* Size of RAM U-Boot image */
8ba132ca
MF
185
186/*
187 * Now the NAND chip has to be defined (no autodetection used!)
188 */
6d0f6bcf
JCPV
189#define CONFIG_SYS_NAND_PAGE_SIZE 512 /* NAND chip page size */
190#define CONFIG_SYS_NAND_BLOCK_SIZE (16 << 10) /* NAND chip block size */
191#define CONFIG_SYS_NAND_PAGE_COUNT 32 /* NAND chip page count */
192#define CONFIG_SYS_NAND_BAD_BLOCK_POS 5 /* Location of bad block marker */
193#undef CONFIG_SYS_NAND_4_ADDR_CYCLE /* No fourth addr used (<=32MB) */
194
195#define CONFIG_SYS_NAND_ECCSIZE 256
196#define CONFIG_SYS_NAND_ECCBYTES 3
197#define CONFIG_SYS_NAND_ECCSTEPS (CONFIG_SYS_NAND_PAGE_SIZE / CONFIG_SYS_NAND_ECCSIZE)
198#define CONFIG_SYS_NAND_OOBSIZE 16
199#define CONFIG_SYS_NAND_ECCTOTAL (CONFIG_SYS_NAND_ECCBYTES * CONFIG_SYS_NAND_ECCSTEPS)
200#define CONFIG_SYS_NAND_ECCPOS {0, 1, 2, 3, 6, 7}
7d5d7563 201#endif
8ba132ca 202
51bfee19 203#ifdef CONFIG_ENV_IS_IN_NAND
8ba132ca
MF
204/*
205 * For NAND booting the environment is embedded in the U-Boot image. Please take
206 * look at the file board/amcc/sequoia/u-boot-nand.lds for details.
207 */
6d0f6bcf
JCPV
208#define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE
209#define CONFIG_ENV_OFFSET (CONFIG_SYS_NAND_U_BOOT_OFFS + CONFIG_ENV_SIZE)
0e8d1586 210#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
8ba132ca
MF
211#endif
212
213/*-----------------------------------------------------------------------
214 * DDR SDRAM
215 *----------------------------------------------------------------------*/
6d0f6bcf 216#define CONFIG_SYS_MBYTES_SDRAM (256) /* 256MB */
8ba132ca
MF
217#if !defined(CONFIG_NAND_U_BOOT) && !defined(CONFIG_NAND_SPL)
218#define CONFIG_DDR_DATA_EYE /* use DDR2 optimization */
219#endif
220
221/*-----------------------------------------------------------------------
222 * I2C
223 *----------------------------------------------------------------------*/
224#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
225#undef CONFIG_SOFT_I2C /* I2C bit-banged */
6d0f6bcf
JCPV
226#define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */
227#define CONFIG_SYS_I2C_SLAVE 0x7F
8ba132ca
MF
228
229#define CONFIG_I2C_CMD_TREE 1
230#define CONFIG_I2C_MULTI_BUS 1
231
6d0f6bcf 232#define CONFIG_SYS_I2C_MULTI_EEPROMS
8ba132ca 233
6d0f6bcf
JCPV
234#define CONFIG_SYS_I2C_EEPROM_ADDR 0x54
235#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
236#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5
237#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
238#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x01
8ba132ca 239
6d0f6bcf
JCPV
240#define CONFIG_SYS_EEPROM_WREN 1
241#define CONFIG_SYS_I2C_BOOT_EEPROM_ADDR 0x52
8ba132ca
MF
242
243/*
244 * standard dtt sensor configuration - bottom bit will determine local or
245 * remote sensor of the TMP401
246 */
247#define CONFIG_DTT_SENSORS { 0, 1 }
248
249/*
250 * The PMC440 uses a TI TMP401 temperature sensor. This part
251 * is basically compatible to the ADM1021 that is supported
252 * by U-Boot.
253 *
254 * - i2c addr 0x4c
255 * - conversion rate 0x02 = 0.25 conversions/second
256 * - ALERT ouput disabled
257 * - local temp sensor enabled, min set to 0 deg, max set to 70 deg
258 * - remote temp sensor enabled, min set to 0 deg, max set to 70 deg
259 */
260#define CONFIG_DTT_ADM1021
6d0f6bcf 261#define CONFIG_SYS_DTT_ADM1021 { { 0x4c, 0x02, 0, 1, 70, 0, 1, 70, 0} }
8ba132ca
MF
262
263#define CONFIG_PREBOOT /* enable preboot variable */
264
265#undef CONFIG_BOOTARGS
266
267/* Setup some board specific values for the default environment variables */
268#define CONFIG_HOSTNAME pmc440
6d0f6bcf
JCPV
269#define CONFIG_SYS_BOOTFILE "bootfile=/tftpboot/pmc440/uImage\0"
270#define CONFIG_SYS_ROOTPATH "rootpath=/opt/eldk_410/ppc_4xx\0"
8ba132ca
MF
271
272#define CONFIG_EXTRA_ENV_SETTINGS \
6d0f6bcf
JCPV
273 CONFIG_SYS_BOOTFILE \
274 CONFIG_SYS_ROOTPATH \
8ba132ca 275 "netdev=eth0\0" \
ff41ffc9 276 "ethrotate=no\0" \
8ba132ca
MF
277 "nfsargs=setenv bootargs root=/dev/nfs rw " \
278 "nfsroot=${serverip}:${rootpath}\0" \
279 "ramargs=setenv bootargs root=/dev/ram rw\0" \
280 "addip=setenv bootargs ${bootargs} " \
281 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
282 ":${hostname}:${netdev}:off panic=1\0" \
283 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0" \
284 "flash_nfs=run nfsargs addip addtty;" \
285 "bootm ${kernel_addr}\0" \
286 "flash_self=run ramargs addip addtty;" \
287 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
288 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
289 "bootm\0" \
290 "kernel_addr=FC000000\0" \
291 "ramdisk_addr=FC180000\0" \
292 "load=tftp 200000 /tftpboot/pmc440/u-boot.bin\0" \
293 "update=protect off FFFA0000 FFFFFFFF;era FFFA0000 FFFFFFFF;" \
294 "cp.b 200000 FFFA0000 60000\0" \
295 ""
296
297#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
298
299#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
6d0f6bcf 300#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
8ba132ca
MF
301
302#define CONFIG_IBM_EMAC4_V4 1
303#define CONFIG_MII 1 /* MII PHY management */
304#define CONFIG_PHY_ADDR 0 /* PHY address, See schematics */
305
306#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
307
308#define CONFIG_HAS_ETH0
6d0f6bcf 309#define CONFIG_SYS_RX_ETH_BUFFER 32 /* Number of ethernet rx buffers & descriptors */
8ba132ca
MF
310
311#define CONFIG_NET_MULTI 1
312#define CONFIG_HAS_ETH1 1 /* add support for "eth1addr" */
313#define CONFIG_PHY1_ADDR 1
314#define CONFIG_RESET_PHY_R 1
315
316/* USB */
317#define CONFIG_USB_OHCI_NEW
318#define CONFIG_USB_STORAGE
6d0f6bcf 319#define CONFIG_SYS_OHCI_BE_CONTROLLER
8ba132ca 320
6d0f6bcf
JCPV
321#define CONFIG_SYS_USB_OHCI_BOARD_INIT 1
322#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
323#define CONFIG_SYS_USB_OHCI_REGS_BASE CONFIG_SYS_USB_HOST
324#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ppc440"
325#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
8ba132ca
MF
326
327/* Comment this out to enable USB 1.1 device */
328#define USB_2_0_DEVICE
329
330/* Partitions */
331#define CONFIG_MAC_PARTITION
332#define CONFIG_DOS_PARTITION
333#define CONFIG_ISO_PARTITION
334
335#include <config_cmd_default.h>
336
337#define CONFIG_CMD_BSP
338#define CONFIG_CMD_DATE
339#define CONFIG_CMD_ASKENV
340#define CONFIG_CMD_DHCP
341#define CONFIG_CMD_DTT
342#define CONFIG_CMD_DIAG
343#define CONFIG_CMD_EEPROM
344#define CONFIG_CMD_ELF
345#define CONFIG_CMD_FAT
346#define CONFIG_CMD_I2C
347#define CONFIG_CMD_IRQ
348#define CONFIG_CMD_MII
349#define CONFIG_CMD_NAND
350#define CONFIG_CMD_NET
351#define CONFIG_CMD_NFS
352#define CONFIG_CMD_PCI
353#define CONFIG_CMD_PING
354#define CONFIG_CMD_USB
355#define CONFIG_CMD_REGINFO
356#define CONFIG_CMD_SDRAM
357
358/* POST support */
6d0f6bcf
JCPV
359#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
360 CONFIG_SYS_POST_CPU | \
361 CONFIG_SYS_POST_UART | \
362 CONFIG_SYS_POST_I2C | \
363 CONFIG_SYS_POST_CACHE | \
364 CONFIG_SYS_POST_FPU | \
365 CONFIG_SYS_POST_ETHER | \
366 CONFIG_SYS_POST_SPR)
8ba132ca 367
6d0f6bcf 368#define CONFIG_SYS_POST_WORD_ADDR (CONFIG_SYS_GBL_DATA_OFFSET - 0x4)
8ba132ca
MF
369
370/* esd expects pram at end of physical memory.
371 * So no logbuffer at the moment.
372 */
373#if 0
374#define CONFIG_LOGBUFFER
375#endif
6d0f6bcf 376#define CONFIG_SYS_POST_CACHE_ADDR 0x10000000 /* free virtual address */
8ba132ca 377
6d0f6bcf 378#define CONFIG_SYS_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */
8ba132ca
MF
379
380#define CONFIG_SUPPORT_VFAT
381
382/*-----------------------------------------------------------------------
383 * Miscellaneous configurable options
384 *----------------------------------------------------------------------*/
6d0f6bcf
JCPV
385#define CONFIG_SYS_LONGHELP /* undef to save memory */
386#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
be88b169 387#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 388#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
8ba132ca 389#else
6d0f6bcf 390#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
8ba132ca 391#endif
6d0f6bcf
JCPV
392#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
393#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
394#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
8ba132ca 395
6d0f6bcf
JCPV
396#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
397#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
8ba132ca 398
6d0f6bcf
JCPV
399#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
400#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
8ba132ca 401
6d0f6bcf 402#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
8ba132ca
MF
403
404#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
405#define CONFIG_LOOPW 1 /* enable loopw command */
406#define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */
407#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
408#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
409
410#define CONFIG_AUTOBOOT_KEYED 1
c37207d7
WD
411#define CONFIG_AUTOBOOT_PROMPT \
412 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
8ba132ca
MF
413#undef CONFIG_AUTOBOOT_DELAY_STR
414#define CONFIG_AUTOBOOT_STOP_STR " "
415
416/*-----------------------------------------------------------------------
417 * PCI stuff
418 *----------------------------------------------------------------------*/
419/* General PCI */
420#define CONFIG_PCI /* include pci support */
421#define CONFIG_PCI_PNP /* do (not) pci plug-and-play */
6d0f6bcf 422#define CONFIG_SYS_PCI_CACHE_LINE_SIZE 0 /* to avoid problems with PNP */
8ba132ca 423#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
6d0f6bcf 424#define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to CONFIG_SYS_PCI_MEMBASE */
8ba132ca
MF
425
426/* Board-specific PCI */
6d0f6bcf
JCPV
427#define CONFIG_SYS_PCI_TARGET_INIT
428#define CONFIG_SYS_PCI_MASTER_INIT
8ba132ca
MF
429
430/* PCI identification */
6d0f6bcf
JCPV
431#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
432#define CONFIG_SYS_PCI_SUBSYS_ID_NONMONARCH 0x0441 /* PCI Device ID: Non-Monarch */
433#define CONFIG_SYS_PCI_SUBSYS_ID_MONARCH 0x0440 /* PCI Device ID: Monarch */
434#define CONFIG_SYS_PCI_CLASSCODE_NONMONARCH PCI_CLASS_PROCESSOR_POWERPC
435#define CONFIG_SYS_PCI_CLASSCODE_MONARCH PCI_CLASS_BRIDGE_HOST
8ba132ca
MF
436
437/*
438 * For booting Linux, the board info and command line data
439 * have to be in the first 8 MB of memory, since this is
440 * the maximum mapped by the Linux kernel during initialization.
441 */
6d0f6bcf 442#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
8ba132ca
MF
443
444/*-----------------------------------------------------------------------
445 * FPGA stuff
446 *----------------------------------------------------------------------*/
447#define CONFIG_FPGA
448#define CONFIG_FPGA_XILINX
449#define CONFIG_FPGA_SPARTAN2
450#define CONFIG_FPGA_SPARTAN3
451
452#define CONFIG_FPGA_COUNT 2
453/*-----------------------------------------------------------------------
454 * External Bus Controller (EBC) Setup
455 *----------------------------------------------------------------------*/
456
457/*
458 * On Sequoia CS0 and CS3 are switched when configuring for NAND booting
459 */
460#if !defined(CONFIG_NAND_U_BOOT) && !defined(CONFIG_NAND_SPL)
6d0f6bcf 461#define CONFIG_SYS_NAND_CS 2 /* NAND chip connected to CSx */
8ba132ca
MF
462
463/* Memory Bank 0 (NOR-FLASH) initialization */
6d0f6bcf
JCPV
464#define CONFIG_SYS_EBC_PB0AP 0x03017200
465#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH_BASE | 0xda000)
8ba132ca
MF
466
467/* Memory Bank 2 (NAND-FLASH) initialization */
6d0f6bcf
JCPV
468#define CONFIG_SYS_EBC_PB2AP 0x018003c0
469#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_NAND_ADDR | 0x1c000)
8ba132ca 470#else
6d0f6bcf 471#define CONFIG_SYS_NAND_CS 0 /* NAND chip connected to CSx */
8ba132ca 472/* Memory Bank 2 (NOR-FLASH) initialization */
6d0f6bcf
JCPV
473#define CONFIG_SYS_EBC_PB2AP 0x03017200
474#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_FLASH_BASE | 0xda000)
8ba132ca
MF
475
476/* Memory Bank 0 (NAND-FLASH) initialization */
6d0f6bcf
JCPV
477#define CONFIG_SYS_EBC_PB0AP 0x018003c0
478#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_NAND_ADDR | 0x1c000)
8ba132ca
MF
479#endif
480
481/* Memory Bank 4 (FPGA / 32Bit) initialization */
6d0f6bcf
JCPV
482#define CONFIG_SYS_EBC_PB4AP 0x03840f40 /* BME=0,TWT=7,CSN=1,TH=7,RE=1,SOR=0,BEM=1 */
483#define CONFIG_SYS_EBC_PB4CR (CONFIG_SYS_FPGA_BASE0 | 0x1c000) /* BS=1M,BU=R/W,BW=32bit */
8ba132ca
MF
484
485/* Memory Bank 5 (FPGA / 16Bit) initialization */
6d0f6bcf
JCPV
486#define CONFIG_SYS_EBC_PB5AP 0x03840f40 /* BME=0,TWT=3,CSN=1,TH=0,RE=1,SOR=0,BEM=1 */
487#define CONFIG_SYS_EBC_PB5CR (CONFIG_SYS_FPGA_BASE1 | 0x1a000) /* BS=1M,BU=R/W,BW=16bit */
8ba132ca
MF
488
489/*-----------------------------------------------------------------------
490 * NAND FLASH
491 *----------------------------------------------------------------------*/
6d0f6bcf 492#define CONFIG_SYS_MAX_NAND_DEVICE 1
8ba132ca 493#define NAND_MAX_CHIPS 1
6d0f6bcf
JCPV
494#define CONFIG_SYS_NAND_BASE (CONFIG_SYS_NAND_ADDR + CONFIG_SYS_NAND_CS)
495#define CONFIG_SYS_NAND_SELECT_DEVICE 1 /* nand driver supports mutipl. chips */
496#define CONFIG_SYS_NAND_QUIET_TEST 1
8ba132ca
MF
497
498/*
499 * Internal Definitions
500 *
501 * Boot Flags
502 */
503#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
504#define BOOTFLAG_WARM 0x02 /* Software reboot */
505
be88b169 506#if defined(CONFIG_CMD_KGDB)
8ba132ca
MF
507#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
508#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
509#endif
510
511/* pass open firmware flat tree */
512#define CONFIG_OF_LIBFDT 1
513#define CONFIG_OF_BOARD_SETUP 1
514
515#endif /* __CONFIG_H */