]>
Commit | Line | Data |
---|---|---|
0b2e13d9 CL |
1 | /* |
2 | * Copyright 2014 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | /* | |
8 | * T4240 RDB board configuration file | |
9 | */ | |
10 | #ifndef __CONFIG_H | |
11 | #define __CONFIG_H | |
12 | ||
0b2e13d9 CL |
13 | #define CONFIG_FSL_SATA_V2 |
14 | #define CONFIG_PCIE4 | |
15 | ||
16 | #define CONFIG_ICS307_REFCLK_HZ 25000000 /* ICS307 ref clk freq */ | |
17 | ||
18 | #ifdef CONFIG_RAMBOOT_PBL | |
0b2e13d9 | 19 | #define CONFIG_SYS_FSL_PBL_PBI $(SRCTREE)/board/freescale/t4rdb/t4_pbi.cfg |
373762c3 CL |
20 | #ifndef CONFIG_SDCARD |
21 | #define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE | |
22 | #define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc | |
23 | #else | |
373762c3 CL |
24 | #define CONFIG_SPL_FLUSH_IMAGE |
25 | #define CONFIG_SPL_TARGET "u-boot-with-spl.bin" | |
373762c3 CL |
26 | #define CONFIG_SYS_TEXT_BASE 0x00201000 |
27 | #define CONFIG_SPL_TEXT_BASE 0xFFFD8000 | |
28 | #define CONFIG_SPL_PAD_TO 0x40000 | |
29 | #define CONFIG_SPL_MAX_SIZE 0x28000 | |
30 | #define RESET_VECTOR_OFFSET 0x27FFC | |
31 | #define BOOT_PAGE_OFFSET 0x27000 | |
32 | ||
33 | #ifdef CONFIG_SDCARD | |
34 | #define CONFIG_RESET_VECTOR_ADDRESS 0x200FFC | |
373762c3 CL |
35 | #define CONFIG_SPL_MMC_MINIMAL |
36 | #define CONFIG_SYS_MMC_U_BOOT_SIZE (768 << 10) | |
37 | #define CONFIG_SYS_MMC_U_BOOT_DST 0x00200000 | |
38 | #define CONFIG_SYS_MMC_U_BOOT_START 0x00200000 | |
39 | #define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10) | |
40 | #ifndef CONFIG_SPL_BUILD | |
41 | #define CONFIG_SYS_MPC85XX_NO_RESETVEC | |
42 | #endif | |
43 | #define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot.lds" | |
ec90ac73 | 44 | #define CONFIG_SYS_FSL_PBL_RCW $(SRCTREE)/board/freescale/t4rdb/t4_sd_rcw.cfg |
373762c3 CL |
45 | #define CONFIG_SPL_MMC_BOOT |
46 | #endif | |
47 | ||
48 | #ifdef CONFIG_SPL_BUILD | |
49 | #define CONFIG_SPL_SKIP_RELOCATE | |
50 | #define CONFIG_SPL_COMMON_INIT_DDR | |
51 | #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE | |
373762c3 CL |
52 | #endif |
53 | ||
0b2e13d9 | 54 | #endif |
373762c3 | 55 | #endif /* CONFIG_RAMBOOT_PBL */ |
0b2e13d9 CL |
56 | |
57 | #define CONFIG_DDR_ECC | |
58 | ||
0b2e13d9 | 59 | /* High Level Configuration Options */ |
0b2e13d9 CL |
60 | #define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */ |
61 | #define CONFIG_MP /* support multiple processors */ | |
62 | ||
63 | #ifndef CONFIG_SYS_TEXT_BASE | |
64 | #define CONFIG_SYS_TEXT_BASE 0xeff40000 | |
65 | #endif | |
66 | ||
67 | #ifndef CONFIG_RESET_VECTOR_ADDRESS | |
68 | #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc | |
69 | #endif | |
70 | ||
71 | #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */ | |
51370d56 | 72 | #define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS |
b38eaec5 RD |
73 | #define CONFIG_PCIE1 /* PCIE controller 1 */ |
74 | #define CONFIG_PCIE2 /* PCIE controller 2 */ | |
75 | #define CONFIG_PCIE3 /* PCIE controller 3 */ | |
0b2e13d9 CL |
76 | #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ |
77 | #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */ | |
78 | ||
0b2e13d9 CL |
79 | #define CONFIG_ENV_OVERWRITE |
80 | ||
81 | /* | |
82 | * These can be toggled for performance analysis, otherwise use default. | |
83 | */ | |
84 | #define CONFIG_SYS_CACHE_STASHING | |
85 | #define CONFIG_BTB /* toggle branch predition */ | |
86 | #ifdef CONFIG_DDR_ECC | |
87 | #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER | |
88 | #define CONFIG_MEM_INIT_VALUE 0xdeadbeef | |
89 | #endif | |
90 | ||
91 | #define CONFIG_ENABLE_36BIT_PHYS | |
92 | ||
93 | #define CONFIG_ADDR_MAP | |
94 | #define CONFIG_SYS_NUM_ADDR_MAP 64 /* number of TLB1 entries */ | |
95 | ||
96 | #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ | |
97 | #define CONFIG_SYS_MEMTEST_END 0x00400000 | |
98 | #define CONFIG_SYS_ALT_MEMTEST | |
99 | #define CONFIG_PANIC_HANG /* do not reset board on panic */ | |
100 | ||
101 | /* | |
102 | * Config the L3 Cache as L3 SRAM | |
103 | */ | |
373762c3 CL |
104 | #define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000 |
105 | #define CONFIG_SYS_L3_SIZE (512 << 10) | |
106 | #define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L3_ADDR + 32 * 1024) | |
107 | #ifdef CONFIG_RAMBOOT_PBL | |
108 | #define CONFIG_ENV_ADDR (CONFIG_SPL_GD_ADDR + 4 * 1024) | |
109 | #endif | |
110 | #define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SPL_GD_ADDR + 12 * 1024) | |
111 | #define CONFIG_SPL_RELOC_MALLOC_SIZE (50 << 10) | |
112 | #define CONFIG_SPL_RELOC_STACK (CONFIG_SPL_GD_ADDR + 64 * 1024) | |
113 | #define CONFIG_SPL_RELOC_STACK_SIZE (22 << 10) | |
0b2e13d9 CL |
114 | |
115 | #define CONFIG_SYS_DCSRBAR 0xf0000000 | |
116 | #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull | |
117 | ||
118 | /* | |
119 | * DDR Setup | |
120 | */ | |
121 | #define CONFIG_VERY_BIG_RAM | |
122 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 | |
123 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
124 | ||
0b2e13d9 CL |
125 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 |
126 | #define CONFIG_CHIP_SELECTS_PER_CTRL 4 | |
127 | #define CONFIG_FSL_DDR_FIRST_SLOT_QUAD_CAPABLE | |
128 | ||
129 | #define CONFIG_DDR_SPD | |
0b2e13d9 | 130 | |
0b2e13d9 CL |
131 | /* |
132 | * IFC Definitions | |
133 | */ | |
134 | #define CONFIG_SYS_FLASH_BASE 0xe0000000 | |
135 | #define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE) | |
136 | ||
373762c3 CL |
137 | #ifdef CONFIG_SPL_BUILD |
138 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE | |
139 | #else | |
0b2e13d9 | 140 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
373762c3 | 141 | #endif |
0b2e13d9 CL |
142 | |
143 | #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */ | |
144 | #define CONFIG_MISC_INIT_R | |
145 | ||
146 | #define CONFIG_HWCONFIG | |
147 | ||
148 | /* define to use L1 as initial stack */ | |
149 | #define CONFIG_L1_INIT_RAM | |
150 | #define CONFIG_SYS_INIT_RAM_LOCK | |
151 | #define CONFIG_SYS_INIT_RAM_ADDR 0xfdd00000 /* Initial L1 address */ | |
152 | #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf | |
b3142e2c | 153 | #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0xfe03c000 |
0b2e13d9 CL |
154 | /* The assembler doesn't like typecast */ |
155 | #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \ | |
156 | ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \ | |
157 | CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW) | |
158 | #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 | |
159 | ||
160 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ | |
161 | GENERATED_GBL_DATA_SIZE) | |
162 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
163 | ||
373762c3 | 164 | #define CONFIG_SYS_MONITOR_LEN (768 * 1024) |
0b2e13d9 CL |
165 | #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024) |
166 | ||
167 | /* Serial Port - controlled on board with jumper J8 | |
168 | * open - index 2 | |
169 | * shorted - index 1 | |
170 | */ | |
171 | #define CONFIG_CONS_INDEX 1 | |
0b2e13d9 CL |
172 | #define CONFIG_SYS_NS16550_SERIAL |
173 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
174 | #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2) | |
175 | ||
176 | #define CONFIG_SYS_BAUDRATE_TABLE \ | |
177 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200} | |
178 | ||
179 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500) | |
180 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600) | |
181 | #define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500) | |
182 | #define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600) | |
183 | ||
0b2e13d9 CL |
184 | /* I2C */ |
185 | #define CONFIG_SYS_I2C | |
186 | #define CONFIG_SYS_I2C_FSL | |
187 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
188 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x118000 | |
189 | #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F | |
190 | #define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100 | |
191 | ||
192 | /* | |
193 | * General PCI | |
194 | * Memory space is mapped 1-1, but I/O space must start from 0. | |
195 | */ | |
196 | ||
197 | /* controller 1, direct to uli, tgtid 3, Base address 20000 */ | |
198 | #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000 | |
199 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000 | |
200 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull | |
201 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ | |
202 | #define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000 | |
203 | #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 | |
204 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull | |
205 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ | |
206 | ||
207 | /* controller 2, Slot 2, tgtid 2, Base address 201000 */ | |
208 | #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000 | |
209 | #define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000 | |
210 | #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull | |
211 | #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */ | |
212 | #define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000 | |
213 | #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 | |
214 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull | |
215 | #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ | |
216 | ||
217 | /* controller 3, Slot 1, tgtid 1, Base address 202000 */ | |
218 | #define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000 | |
219 | #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000 | |
220 | #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc40000000ull | |
221 | #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */ | |
222 | #define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000 | |
223 | #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000 | |
224 | #define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull | |
225 | #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */ | |
226 | ||
227 | /* controller 4, Base address 203000 */ | |
228 | #define CONFIG_SYS_PCIE4_MEM_BUS 0xe0000000 | |
229 | #define CONFIG_SYS_PCIE4_MEM_PHYS 0xc60000000ull | |
230 | #define CONFIG_SYS_PCIE4_MEM_SIZE 0x20000000 /* 512M */ | |
231 | #define CONFIG_SYS_PCIE4_IO_BUS 0x00000000 | |
232 | #define CONFIG_SYS_PCIE4_IO_PHYS 0xff8030000ull | |
233 | #define CONFIG_SYS_PCIE4_IO_SIZE 0x00010000 /* 64k */ | |
234 | ||
235 | #ifdef CONFIG_PCI | |
236 | #define CONFIG_PCI_INDIRECT_BRIDGE | |
0b2e13d9 CL |
237 | |
238 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
0b2e13d9 CL |
239 | #endif /* CONFIG_PCI */ |
240 | ||
241 | /* SATA */ | |
242 | #ifdef CONFIG_FSL_SATA_V2 | |
243 | #define CONFIG_LIBATA | |
244 | #define CONFIG_FSL_SATA | |
245 | ||
246 | #define CONFIG_SYS_SATA_MAX_DEVICE 2 | |
247 | #define CONFIG_SATA1 | |
248 | #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR | |
249 | #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA | |
250 | #define CONFIG_SATA2 | |
251 | #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR | |
252 | #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA | |
253 | ||
254 | #define CONFIG_LBA48 | |
0b2e13d9 CL |
255 | #endif |
256 | ||
257 | #ifdef CONFIG_FMAN_ENET | |
258 | #define CONFIG_MII /* MII PHY management */ | |
259 | #define CONFIG_ETHPRIME "FM1@DTSEC1" | |
0b2e13d9 CL |
260 | #endif |
261 | ||
262 | /* | |
263 | * Environment | |
264 | */ | |
265 | #define CONFIG_LOADS_ECHO /* echo on for serial download */ | |
266 | #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */ | |
267 | ||
268 | /* | |
269 | * Command line configuration. | |
270 | */ | |
0b2e13d9 | 271 | |
0b2e13d9 CL |
272 | /* |
273 | * Miscellaneous configurable options | |
274 | */ | |
275 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
276 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ | |
277 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ | |
278 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
0b2e13d9 CL |
279 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) |
280 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
281 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE/* Boot Argument Buffer Size */ | |
282 | ||
283 | /* | |
284 | * For booting Linux, the board info and command line data | |
285 | * have to be in the first 64 MB of memory, since this is | |
286 | * the maximum mapped by the Linux kernel during initialization. | |
287 | */ | |
288 | #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/ | |
289 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ | |
290 | ||
291 | #ifdef CONFIG_CMD_KGDB | |
292 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ | |
293 | #endif | |
294 | ||
295 | /* | |
296 | * Environment Configuration | |
297 | */ | |
298 | #define CONFIG_ROOTPATH "/opt/nfsroot" | |
299 | #define CONFIG_BOOTFILE "uImage" | |
300 | #define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server*/ | |
301 | ||
302 | /* default location for tftp and bootm */ | |
303 | #define CONFIG_LOADADDR 1000000 | |
304 | ||
0b2e13d9 CL |
305 | #define CONFIG_HVBOOT \ |
306 | "setenv bootargs config-addr=0x60000000; " \ | |
307 | "bootm 0x01000000 - 0x00f00000" | |
308 | ||
e856bdcf | 309 | #ifndef CONFIG_MTD_NOR_FLASH |
0b2e13d9 CL |
310 | #else |
311 | #define CONFIG_FLASH_CFI_DRIVER | |
312 | #define CONFIG_SYS_FLASH_CFI | |
313 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE | |
314 | #endif | |
315 | ||
316 | #if defined(CONFIG_SPIFLASH) | |
317 | #define CONFIG_SYS_EXTRA_ENV_RELOC | |
0b2e13d9 CL |
318 | #define CONFIG_ENV_SPI_BUS 0 |
319 | #define CONFIG_ENV_SPI_CS 0 | |
320 | #define CONFIG_ENV_SPI_MAX_HZ 10000000 | |
321 | #define CONFIG_ENV_SPI_MODE 0 | |
322 | #define CONFIG_ENV_SIZE 0x2000 /* 8KB */ | |
323 | #define CONFIG_ENV_OFFSET 0x100000 /* 1MB */ | |
324 | #define CONFIG_ENV_SECT_SIZE 0x10000 | |
325 | #elif defined(CONFIG_SDCARD) | |
326 | #define CONFIG_SYS_EXTRA_ENV_RELOC | |
0b2e13d9 CL |
327 | #define CONFIG_SYS_MMC_ENV_DEV 0 |
328 | #define CONFIG_ENV_SIZE 0x2000 | |
373762c3 | 329 | #define CONFIG_ENV_OFFSET (512 * 0x800) |
0b2e13d9 CL |
330 | #elif defined(CONFIG_NAND) |
331 | #define CONFIG_SYS_EXTRA_ENV_RELOC | |
0b2e13d9 CL |
332 | #define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE |
333 | #define CONFIG_ENV_OFFSET (7 * CONFIG_SYS_NAND_BLOCK_SIZE) | |
334 | #elif defined(CONFIG_ENV_IS_NOWHERE) | |
335 | #define CONFIG_ENV_SIZE 0x2000 | |
336 | #else | |
0b2e13d9 CL |
337 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) |
338 | #define CONFIG_ENV_SIZE 0x2000 | |
339 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ | |
340 | #endif | |
341 | ||
342 | #define CONFIG_SYS_CLK_FREQ 66666666 | |
343 | #define CONFIG_DDR_CLK_FREQ 133333333 | |
344 | ||
345 | #ifndef __ASSEMBLY__ | |
346 | unsigned long get_board_sys_clk(void); | |
347 | unsigned long get_board_ddr_clk(void); | |
348 | #endif | |
349 | ||
350 | /* | |
351 | * DDR Setup | |
352 | */ | |
353 | #define CONFIG_SYS_SPD_BUS_NUM 0 | |
354 | #define SPD_EEPROM_ADDRESS1 0x52 | |
355 | #define SPD_EEPROM_ADDRESS2 0x54 | |
356 | #define SPD_EEPROM_ADDRESS3 0x56 | |
357 | #define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1 /* for p3041/p5010 */ | |
358 | #define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */ | |
359 | ||
360 | /* | |
361 | * IFC Definitions | |
362 | */ | |
363 | #define CONFIG_SYS_NOR0_CSPR_EXT (0xf) | |
364 | #define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \ | |
365 | + 0x8000000) | \ | |
366 | CSPR_PORT_SIZE_16 | \ | |
367 | CSPR_MSEL_NOR | \ | |
368 | CSPR_V) | |
369 | #define CONFIG_SYS_NOR1_CSPR_EXT (0xf) | |
370 | #define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \ | |
371 | CSPR_PORT_SIZE_16 | \ | |
372 | CSPR_MSEL_NOR | \ | |
373 | CSPR_V) | |
374 | #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024) | |
375 | /* NOR Flash Timing Params */ | |
376 | #define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80 | |
377 | ||
378 | #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \ | |
379 | FTIM0_NOR_TEADC(0x5) | \ | |
380 | FTIM0_NOR_TEAHC(0x5)) | |
381 | #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \ | |
382 | FTIM1_NOR_TRAD_NOR(0x1A) |\ | |
383 | FTIM1_NOR_TSEQRAD_NOR(0x13)) | |
384 | #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \ | |
385 | FTIM2_NOR_TCH(0x4) | \ | |
386 | FTIM2_NOR_TWPH(0x0E) | \ | |
387 | FTIM2_NOR_TWP(0x1c)) | |
388 | #define CONFIG_SYS_NOR_FTIM3 0x0 | |
389 | ||
390 | #define CONFIG_SYS_FLASH_QUIET_TEST | |
391 | #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ | |
392 | ||
393 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ | |
394 | #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ | |
395 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
396 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
397 | ||
398 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
399 | #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS \ | |
400 | + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS} | |
401 | ||
402 | /* NAND Flash on IFC */ | |
403 | #define CONFIG_NAND_FSL_IFC | |
404 | #define CONFIG_SYS_NAND_MAX_ECCPOS 256 | |
405 | #define CONFIG_SYS_NAND_MAX_OOBFREE 2 | |
406 | #define CONFIG_SYS_NAND_BASE 0xff800000 | |
407 | #define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE) | |
408 | ||
409 | #define CONFIG_SYS_NAND_CSPR_EXT (0xf) | |
410 | #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ | |
411 | | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \ | |
412 | | CSPR_MSEL_NAND /* MSEL = NAND */ \ | |
413 | | CSPR_V) | |
414 | #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024) | |
415 | ||
416 | #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \ | |
417 | | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \ | |
418 | | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \ | |
419 | | CSOR_NAND_RAL_3 /* RAL = 2Byes */ \ | |
420 | | CSOR_NAND_PGS_4K /* Page Size = 4K */ \ | |
421 | | CSOR_NAND_SPRZ_224 /* Spare size = 224 */ \ | |
422 | | CSOR_NAND_PB(128)) /*Page Per Block = 128*/ | |
423 | ||
424 | #define CONFIG_SYS_NAND_ONFI_DETECTION | |
425 | ||
426 | /* ONFI NAND Flash mode0 Timing Params */ | |
427 | #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \ | |
428 | FTIM0_NAND_TWP(0x18) | \ | |
429 | FTIM0_NAND_TWCHT(0x07) | \ | |
430 | FTIM0_NAND_TWH(0x0a)) | |
431 | #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \ | |
432 | FTIM1_NAND_TWBE(0x39) | \ | |
433 | FTIM1_NAND_TRR(0x0e) | \ | |
434 | FTIM1_NAND_TRP(0x18)) | |
435 | #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \ | |
436 | FTIM2_NAND_TREH(0x0a) | \ | |
437 | FTIM2_NAND_TWHRE(0x1e)) | |
438 | #define CONFIG_SYS_NAND_FTIM3 0x0 | |
439 | ||
440 | #define CONFIG_SYS_NAND_DDR_LAW 11 | |
441 | #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE } | |
442 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
0b2e13d9 CL |
443 | |
444 | #define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024) | |
445 | ||
446 | #if defined(CONFIG_NAND) | |
447 | #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT | |
448 | #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR | |
449 | #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK | |
450 | #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR | |
451 | #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0 | |
452 | #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1 | |
453 | #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2 | |
454 | #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3 | |
455 | #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR0_CSPR_EXT | |
456 | #define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR0_CSPR | |
457 | #define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK | |
458 | #define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR | |
459 | #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0 | |
460 | #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1 | |
461 | #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2 | |
462 | #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3 | |
463 | #else | |
464 | #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT | |
465 | #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR | |
466 | #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK | |
467 | #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR | |
468 | #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0 | |
469 | #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1 | |
470 | #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2 | |
471 | #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3 | |
472 | #define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NAND_CSPR_EXT | |
473 | #define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR | |
474 | #define CONFIG_SYS_AMASK1 CONFIG_SYS_NAND_AMASK | |
475 | #define CONFIG_SYS_CSOR1 CONFIG_SYS_NAND_CSOR | |
476 | #define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NAND_FTIM0 | |
477 | #define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NAND_FTIM1 | |
478 | #define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NAND_FTIM2 | |
479 | #define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NAND_FTIM3 | |
480 | #endif | |
481 | #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR1_CSPR_EXT | |
482 | #define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR1_CSPR | |
483 | #define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK | |
484 | #define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR | |
485 | #define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0 | |
486 | #define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1 | |
487 | #define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2 | |
488 | #define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3 | |
489 | ||
ab06b236 CL |
490 | /* CPLD on IFC */ |
491 | #define CONFIG_SYS_CPLD_BASE 0xffdf0000 | |
492 | #define CONFIG_SYS_CPLD_BASE_PHYS (0xf00000000ull | CONFIG_SYS_CPLD_BASE) | |
493 | #define CONFIG_SYS_CSPR3_EXT (0xf) | |
494 | #define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) \ | |
495 | | CSPR_PORT_SIZE_8 \ | |
496 | | CSPR_MSEL_GPCM \ | |
497 | | CSPR_V) | |
498 | ||
499 | #define CONFIG_SYS_AMASK3 IFC_AMASK(4*1024) | |
500 | #define CONFIG_SYS_CSOR3 0x0 | |
501 | ||
502 | /* CPLD Timing parameters for IFC CS3 */ | |
503 | #define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \ | |
504 | FTIM0_GPCM_TEADC(0x0e) | \ | |
505 | FTIM0_GPCM_TEAHC(0x0e)) | |
506 | #define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0x0e) | \ | |
507 | FTIM1_GPCM_TRAD(0x1f)) | |
508 | #define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \ | |
1b5c2b51 | 509 | FTIM2_GPCM_TCH(0x8) | \ |
ab06b236 CL |
510 | FTIM2_GPCM_TWP(0x1f)) |
511 | #define CONFIG_SYS_CS3_FTIM3 0x0 | |
512 | ||
0b2e13d9 CL |
513 | #if defined(CONFIG_RAMBOOT_PBL) |
514 | #define CONFIG_SYS_RAMBOOT | |
515 | #endif | |
516 | ||
0b2e13d9 CL |
517 | /* I2C */ |
518 | #define CONFIG_SYS_FSL_I2C_SPEED 100000 /* I2C speed */ | |
519 | #define CONFIG_SYS_FSL_I2C2_SPEED 100000 /* I2C2 speed */ | |
520 | #define I2C_MUX_PCA_ADDR_PRI 0x77 /* I2C bus multiplexer,primary */ | |
521 | #define I2C_MUX_PCA_ADDR_SEC 0x76 /* I2C bus multiplexer,secondary */ | |
522 | ||
523 | #define I2C_MUX_CH_DEFAULT 0x8 | |
524 | #define I2C_MUX_CH_VOL_MONITOR 0xa | |
525 | #define I2C_MUX_CH_VSC3316_FS 0xc | |
526 | #define I2C_MUX_CH_VSC3316_BS 0xd | |
527 | ||
528 | /* Voltage monitor on channel 2*/ | |
529 | #define I2C_VOL_MONITOR_ADDR 0x40 | |
530 | #define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2 | |
531 | #define I2C_VOL_MONITOR_BUS_V_OVF 0x1 | |
532 | #define I2C_VOL_MONITOR_BUS_V_SHIFT 3 | |
533 | ||
2f66a828 YZ |
534 | #define CONFIG_VID_FLS_ENV "t4240rdb_vdd_mv" |
535 | #ifndef CONFIG_SPL_BUILD | |
536 | #define CONFIG_VID | |
537 | #endif | |
538 | #define CONFIG_VOL_MONITOR_IR36021_SET | |
539 | #define CONFIG_VOL_MONITOR_IR36021_READ | |
540 | /* The lowest and highest voltage allowed for T4240RDB */ | |
541 | #define VDD_MV_MIN 819 | |
542 | #define VDD_MV_MAX 1212 | |
543 | ||
0b2e13d9 CL |
544 | /* |
545 | * eSPI - Enhanced SPI | |
546 | */ | |
0b2e13d9 CL |
547 | #define CONFIG_SF_DEFAULT_SPEED 10000000 |
548 | #define CONFIG_SF_DEFAULT_MODE 0 | |
549 | ||
0b2e13d9 CL |
550 | /* Qman/Bman */ |
551 | #ifndef CONFIG_NOBQFMAN | |
552 | #define CONFIG_SYS_DPAA_QBMAN /* Support Q/Bman */ | |
553 | #define CONFIG_SYS_BMAN_NUM_PORTALS 50 | |
554 | #define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000 | |
555 | #define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull | |
556 | #define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000 | |
3fa66db4 JL |
557 | #define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000 |
558 | #define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000 | |
559 | #define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE | |
560 | #define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1) | |
561 | #define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \ | |
562 | CONFIG_SYS_BMAN_CENA_SIZE) | |
563 | #define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1) | |
564 | #define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08 | |
0b2e13d9 CL |
565 | #define CONFIG_SYS_QMAN_NUM_PORTALS 50 |
566 | #define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000 | |
567 | #define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull | |
568 | #define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000 | |
3fa66db4 JL |
569 | #define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000 |
570 | #define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000 | |
571 | #define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE | |
572 | #define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1) | |
573 | #define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \ | |
574 | CONFIG_SYS_QMAN_CENA_SIZE) | |
575 | #define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1) | |
576 | #define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08 | |
0b2e13d9 CL |
577 | |
578 | #define CONFIG_SYS_DPAA_FMAN | |
579 | #define CONFIG_SYS_DPAA_PME | |
580 | #define CONFIG_SYS_PMAN | |
581 | #define CONFIG_SYS_DPAA_DCE | |
582 | #define CONFIG_SYS_DPAA_RMAN | |
583 | #define CONFIG_SYS_INTERLAKEN | |
584 | ||
585 | /* Default address of microcode for the Linux Fman driver */ | |
586 | #if defined(CONFIG_SPIFLASH) | |
587 | /* | |
588 | * env is stored at 0x100000, sector size is 0x10000, ucode is stored after | |
589 | * env, so we got 0x110000. | |
590 | */ | |
591 | #define CONFIG_SYS_QE_FW_IN_SPIFLASH | |
592 | #define CONFIG_SYS_FMAN_FW_ADDR 0x110000 | |
593 | #elif defined(CONFIG_SDCARD) | |
594 | /* | |
595 | * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is | |
373762c3 CL |
596 | * about 1MB (2048 blocks), Env is stored after the image, and the env size is |
597 | * 0x2000 (16 blocks), 8 + 2048 + 16 = 2072, enlarge it to 2080. | |
0b2e13d9 CL |
598 | */ |
599 | #define CONFIG_SYS_QE_FMAN_FW_IN_MMC | |
373762c3 | 600 | #define CONFIG_SYS_FMAN_FW_ADDR (512 * 0x820) |
0b2e13d9 CL |
601 | #elif defined(CONFIG_NAND) |
602 | #define CONFIG_SYS_QE_FMAN_FW_IN_NAND | |
603 | #define CONFIG_SYS_FMAN_FW_ADDR (8 * CONFIG_SYS_NAND_BLOCK_SIZE) | |
604 | #else | |
605 | #define CONFIG_SYS_QE_FMAN_FW_IN_NOR | |
606 | #define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000 | |
607 | #endif | |
608 | #define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000 | |
609 | #define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH) | |
610 | #endif /* CONFIG_NOBQFMAN */ | |
611 | ||
612 | #ifdef CONFIG_SYS_DPAA_FMAN | |
613 | #define CONFIG_FMAN_ENET | |
614 | #define CONFIG_PHYLIB_10G | |
615 | #define CONFIG_PHY_VITESSE | |
616 | #define CONFIG_PHY_CORTINA | |
a8efe79c | 617 | #define CONFIG_SYS_CORTINA_FW_IN_NOR |
0b2e13d9 CL |
618 | #define CONFIG_CORTINA_FW_ADDR 0xefe00000 |
619 | #define CONFIG_CORTINA_FW_LENGTH 0x40000 | |
620 | #define CONFIG_PHY_TERANETICS | |
621 | #define SGMII_PHY_ADDR1 0x0 | |
622 | #define SGMII_PHY_ADDR2 0x1 | |
623 | #define SGMII_PHY_ADDR3 0x2 | |
624 | #define SGMII_PHY_ADDR4 0x3 | |
625 | #define SGMII_PHY_ADDR5 0x4 | |
626 | #define SGMII_PHY_ADDR6 0x5 | |
627 | #define SGMII_PHY_ADDR7 0x6 | |
628 | #define SGMII_PHY_ADDR8 0x7 | |
629 | #define FM1_10GEC1_PHY_ADDR 0x10 | |
630 | #define FM1_10GEC2_PHY_ADDR 0x11 | |
631 | #define FM2_10GEC1_PHY_ADDR 0x12 | |
632 | #define FM2_10GEC2_PHY_ADDR 0x13 | |
633 | #define CORTINA_PHY_ADDR1 FM1_10GEC1_PHY_ADDR | |
634 | #define CORTINA_PHY_ADDR2 FM1_10GEC2_PHY_ADDR | |
635 | #define CORTINA_PHY_ADDR3 FM2_10GEC1_PHY_ADDR | |
636 | #define CORTINA_PHY_ADDR4 FM2_10GEC2_PHY_ADDR | |
637 | #endif | |
638 | ||
0b2e13d9 CL |
639 | /* SATA */ |
640 | #ifdef CONFIG_FSL_SATA_V2 | |
641 | #define CONFIG_LIBATA | |
642 | #define CONFIG_FSL_SATA | |
643 | ||
644 | #define CONFIG_SYS_SATA_MAX_DEVICE 2 | |
645 | #define CONFIG_SATA1 | |
646 | #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR | |
647 | #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA | |
648 | #define CONFIG_SATA2 | |
649 | #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR | |
650 | #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA | |
651 | ||
652 | #define CONFIG_LBA48 | |
0b2e13d9 CL |
653 | #endif |
654 | ||
655 | #ifdef CONFIG_FMAN_ENET | |
656 | #define CONFIG_MII /* MII PHY management */ | |
657 | #define CONFIG_ETHPRIME "FM1@DTSEC1" | |
0b2e13d9 CL |
658 | #endif |
659 | ||
660 | /* | |
661 | * USB | |
662 | */ | |
0b2e13d9 CL |
663 | #define CONFIG_USB_EHCI_FSL |
664 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET | |
0b2e13d9 CL |
665 | #define CONFIG_HAS_FSL_DR_USB |
666 | ||
0b2e13d9 CL |
667 | #ifdef CONFIG_MMC |
668 | #define CONFIG_FSL_ESDHC | |
669 | #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR | |
670 | #define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT | |
929dfdc2 | 671 | #define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33 |
0b2e13d9 CL |
672 | #endif |
673 | ||
0b2e13d9 CL |
674 | |
675 | #define __USB_PHY_TYPE utmi | |
676 | ||
677 | /* | |
678 | * T4240 has 3 DDR controllers. Default to 3-way interleaving. It can be | |
679 | * 3way_1KB, 3way_4KB, 3way_8KB. T4160 has 2 DDR controllers. Default to 2-way | |
680 | * interleaving. It can be cacheline, page, bank, superbank. | |
681 | * See doc/README.fsl-ddr for details. | |
682 | */ | |
26bc57da | 683 | #ifdef CONFIG_ARCH_T4240 |
0b2e13d9 | 684 | #define CTRL_INTLV_PREFERED 3way_4KB |
1a344456 CL |
685 | #else |
686 | #define CTRL_INTLV_PREFERED cacheline | |
687 | #endif | |
0b2e13d9 CL |
688 | |
689 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
690 | "hwconfig=fsl_ddr:" \ | |
691 | "ctlr_intlv=" __stringify(CTRL_INTLV_PREFERED) "," \ | |
692 | "bank_intlv=auto;" \ | |
693 | "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\ | |
694 | "netdev=eth0\0" \ | |
695 | "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ | |
696 | "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \ | |
697 | "tftpflash=tftpboot $loadaddr $uboot && " \ | |
698 | "protect off $ubootaddr +$filesize && " \ | |
699 | "erase $ubootaddr +$filesize && " \ | |
700 | "cp.b $loadaddr $ubootaddr $filesize && " \ | |
701 | "protect on $ubootaddr +$filesize && " \ | |
702 | "cmp.b $loadaddr $ubootaddr $filesize\0" \ | |
703 | "consoledev=ttyS0\0" \ | |
704 | "ramdiskaddr=2000000\0" \ | |
705 | "ramdiskfile=t4240rdb/ramdisk.uboot\0" \ | |
b24a4f62 | 706 | "fdtaddr=1e00000\0" \ |
0b2e13d9 CL |
707 | "fdtfile=t4240rdb/t4240rdb.dtb\0" \ |
708 | "bdev=sda3\0" | |
709 | ||
710 | #define CONFIG_HVBOOT \ | |
711 | "setenv bootargs config-addr=0x60000000; " \ | |
712 | "bootm 0x01000000 - 0x00f00000" | |
713 | ||
714 | #define CONFIG_LINUX \ | |
715 | "setenv bootargs root=/dev/ram rw " \ | |
716 | "console=$consoledev,$baudrate $othbootargs;" \ | |
717 | "setenv ramdiskaddr 0x02000000;" \ | |
718 | "setenv fdtaddr 0x00c00000;" \ | |
719 | "setenv loadaddr 0x1000000;" \ | |
720 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
721 | ||
722 | #define CONFIG_HDBOOT \ | |
723 | "setenv bootargs root=/dev/$bdev rw " \ | |
724 | "console=$consoledev,$baudrate $othbootargs;" \ | |
725 | "tftp $loadaddr $bootfile;" \ | |
726 | "tftp $fdtaddr $fdtfile;" \ | |
727 | "bootm $loadaddr - $fdtaddr" | |
728 | ||
729 | #define CONFIG_NFSBOOTCOMMAND \ | |
730 | "setenv bootargs root=/dev/nfs rw " \ | |
731 | "nfsroot=$serverip:$rootpath " \ | |
732 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
733 | "console=$consoledev,$baudrate $othbootargs;" \ | |
734 | "tftp $loadaddr $bootfile;" \ | |
735 | "tftp $fdtaddr $fdtfile;" \ | |
736 | "bootm $loadaddr - $fdtaddr" | |
737 | ||
738 | #define CONFIG_RAMBOOTCOMMAND \ | |
739 | "setenv bootargs root=/dev/ram rw " \ | |
740 | "console=$consoledev,$baudrate $othbootargs;" \ | |
741 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
742 | "tftp $loadaddr $bootfile;" \ | |
743 | "tftp $fdtaddr $fdtfile;" \ | |
744 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
745 | ||
746 | #define CONFIG_BOOTCOMMAND CONFIG_LINUX | |
747 | ||
748 | #include <asm/fsl_secure_boot.h> | |
749 | ||
0b2e13d9 | 750 | #endif /* __CONFIG_H */ |