]>
Commit | Line | Data |
---|---|---|
c1896004 WD |
1 | /* |
2 | * (C) Copyright 2003 | |
d4ca31c4 WD |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
4 | * | |
5 | * modified for TOP5200-series by Reinhard Meyer, www.emk-elektronik.de | |
6 | * | |
7 | * TOP5200 differences from IceCube: | |
8 | * 1 FLASH Bank for one Chip only, up to 64 MB in 16 MB Banks | |
9 | * bank switch controlled by TIMER_6(LSB) and TIMER_7(MSB) Pins | |
10 | * 1 SDRAM/DDRAM Bank up to 256 MB | |
11 | * local VPD I2C Bus is software driven and uses | |
12 | * GPIO_WKUP_6 for SDA, GPIO_WKUP_7 for SCL | |
13 | * FLASH is re-located at 0xff000000 | |
14 | * Internal regs are at 0xf0000000 | |
c1896004 WD |
15 | * Reset jumps to 0x00000100 |
16 | * | |
17 | * See file CREDITS for list of people who contributed to this | |
18 | * project. | |
19 | * | |
20 | * This program is free software; you can redistribute it and/or | |
21 | * modify it under the terms of the GNU General Public License as | |
22 | * published by the Free Software Foundation; either version 2 of | |
23 | * the License, or (at your option) any later version. | |
24 | * | |
25 | * This program is distributed in the hope that it will be useful, | |
26 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
27 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
28 | * GNU General Public License for more details. | |
29 | * | |
30 | * You should have received a copy of the GNU General Public License | |
31 | * along with this program; if not, write to the Free Software | |
32 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
33 | * MA 02111-1307 USA | |
34 | */ | |
35 | ||
36 | #ifndef __CONFIG_H | |
37 | #define __CONFIG_H | |
38 | ||
39 | /* | |
40 | * High Level Configuration Options | |
41 | * (easy to change) | |
42 | */ | |
43 | ||
cbd8a35c | 44 | #define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */ |
c1896004 WD |
45 | #define CONFIG_MPC5200 1 /* More exactly a MPC5200 */ |
46 | #define CONFIG_TOP5200 1 /* ... on TOP5200 board - we need this for FEC.C */ | |
47 | ||
d4ca31c4 | 48 | #define CFG_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */ |
c1896004 WD |
49 | |
50 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
51 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
52 | ||
c1896004 WD |
53 | /* |
54 | * Serial console configuration | |
55 | */ | |
56 | #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */ | |
57 | #define CONFIG_BAUDRATE 9600 /* ... at 9600 bps */ | |
58 | #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } | |
59 | ||
60 | ||
4d13cbad | 61 | #if defined (CONFIG_EVAL5200) || defined (CONFIG_LITE5200) |
c1896004 WD |
62 | /* |
63 | * PCI Mapping: | |
64 | * 0x40000000 - 0x4fffffff - PCI Memory | |
65 | * 0x50000000 - 0x50ffffff - PCI IO Space | |
66 | */ | |
67 | # define CONFIG_PCI 1 | |
68 | # define CONFIG_PCI_PNP 1 | |
69 | # define CONFIG_PCI_SCAN_SHOW 1 | |
f33fca22 | 70 | # define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1 |
c1896004 WD |
71 | |
72 | # define CONFIG_PCI_MEM_BUS 0x40000000 | |
73 | # define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS | |
74 | # define CONFIG_PCI_MEM_SIZE 0x10000000 | |
75 | ||
76 | # define CONFIG_PCI_IO_BUS 0x50000000 | |
77 | # define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS | |
78 | # define CONFIG_PCI_IO_SIZE 0x01000000 | |
79 | ||
c1896004 WD |
80 | #endif |
81 | ||
4d13cbad WD |
82 | /* USB */ |
83 | #if defined (CONFIG_EVAL5200) || defined (CONFIG_LITE5200) | |
84 | ||
85 | # define CONFIG_USB_OHCI | |
86 | # define CONFIG_USB_CLOCK 0x0001bbbb | |
498b8db7 WD |
87 | # if defined (CONFIG_EVAL5200) |
88 | # define CONFIG_USB_CONFIG 0x00005100 | |
89 | # else | |
90 | # define CONFIG_USB_CONFIG 0x00001000 | |
91 | # endif | |
4d13cbad WD |
92 | # define CONFIG_DOS_PARTITION |
93 | # define CONFIG_USB_STORAGE | |
94 | ||
4d13cbad WD |
95 | #endif |
96 | ||
97 | /* IDE */ | |
98 | #if defined (CONFIG_EVAL5200) || defined (CONFIG_LITE5200) | |
4d13cbad | 99 | # define CONFIG_DOS_PARTITION |
d794cfef | 100 | #endif |
4d13cbad | 101 | |
4d13cbad | 102 | |
a1aa0bb5 JL |
103 | /* |
104 | * BOOTP options | |
105 | */ | |
106 | #define CONFIG_BOOTP_BOOTFILESIZE | |
107 | #define CONFIG_BOOTP_BOOTPATH | |
108 | #define CONFIG_BOOTP_GATEWAY | |
109 | #define CONFIG_BOOTP_HOSTNAME | |
110 | ||
111 | ||
d794cfef JL |
112 | /* |
113 | * Command line configuration. | |
114 | */ | |
115 | #include <config_cmd_default.h> | |
116 | ||
117 | #define CONFIG_CMD_ASKENV | |
118 | #define CONFIG_CMD_BEDBUG | |
119 | #define CONFIG_CMD_DATE | |
120 | #define CONFIG_CMD_DHCP | |
121 | #define CONFIG_CMD_EEPROM | |
122 | #define CONFIG_CMD_ELF | |
123 | #define CONFIG_CMD_I2C | |
124 | #define CONFIG_CMD_IMMAP | |
125 | #define CONFIG_CMD_MII | |
126 | #define CONFIG_CMD_REGINFO | |
4d13cbad | 127 | |
d794cfef JL |
128 | #if defined (CONFIG_EVAL5200) || defined (CONFIG_LITE5200) |
129 | #define CONFIG_CMD_FAT | |
130 | #define CONFIG_CMD_IDE | |
131 | #define CONFIG_CMD_USB | |
132 | #define CONFIG_CMD_PCI | |
4d13cbad WD |
133 | #endif |
134 | ||
c1896004 | 135 | |
d4ca31c4 | 136 | /* |
4d13cbad | 137 | * MUST be low boot - HIGHBOOT is not supported anymore |
d4ca31c4 WD |
138 | */ |
139 | #if (TEXT_BASE == 0xFF000000) /* Boot low with 16 MB Flash */ | |
140 | # define CFG_LOWBOOT 1 | |
141 | # define CFG_LOWBOOT16 1 | |
4d13cbad WD |
142 | #else |
143 | # error "TEXT_BASE must be 0xff000000" | |
d4ca31c4 WD |
144 | #endif |
145 | ||
c1896004 WD |
146 | /* |
147 | * Autobooting | |
148 | */ | |
149 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
d4ca31c4 WD |
150 | |
151 | #define CONFIG_PREBOOT "echo;" \ | |
32bf3d14 | 152 | "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \ |
d4ca31c4 WD |
153 | "echo" |
154 | ||
155 | #undef CONFIG_BOOTARGS | |
156 | ||
157 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
158 | "netdev=eth0\0" \ | |
159 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
fe126d8b | 160 | "nfsroot=${serverip}:${rootpath}\0" \ |
d4ca31c4 | 161 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ |
fe126d8b WD |
162 | "addip=setenv bootargs ${bootargs} " \ |
163 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
164 | ":${hostname}:${netdev}:off panic=1\0" \ | |
d4ca31c4 | 165 | "flash_nfs=run nfsargs addip;" \ |
fe126d8b | 166 | "bootm ${kernel_addr}\0" \ |
d4ca31c4 | 167 | "flash_self=run ramargs addip;" \ |
fe126d8b WD |
168 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
169 | "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \ | |
d4ca31c4 WD |
170 | "rootpath=/opt/eldk/ppc_82xx\0" \ |
171 | "bootfile=/tftpboot/MPC5200/uImage\0" \ | |
172 | "" | |
173 | ||
174 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
c1896004 WD |
175 | |
176 | /* | |
177 | * IPB Bus clocking configuration. | |
178 | */ | |
c99512d6 | 179 | #undef CFG_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */ |
d4ca31c4 | 180 | |
c1896004 WD |
181 | /* |
182 | * I2C configuration | |
183 | */ | |
184 | /* | |
185 | * EEPROM configuration | |
186 | */ | |
187 | #define CFG_EEPROM_PAGE_WRITE_BITS 3 | |
188 | #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 70 | |
189 | ||
190 | #define CFG_I2C_EEPROM_ADDR_LEN 2 | |
191 | #define CFG_EEPROM_SIZE 0x2000 | |
d4ca31c4 | 192 | |
c1896004 WD |
193 | #define CONFIG_ENV_OVERWRITE |
194 | #define CONFIG_MISC_INIT_R | |
d4ca31c4 | 195 | |
c1896004 | 196 | #undef CONFIG_HARD_I2C /* I2C with hardware support */ |
4d13cbad | 197 | #define CONFIG_SOFT_I2C 1 /* I2C with softwate support */ |
d4ca31c4 | 198 | |
c1896004 WD |
199 | #if defined (CONFIG_SOFT_I2C) |
200 | # define SDA0 0x40 | |
201 | # define SCL0 0x80 | |
d4ca31c4 WD |
202 | # define GPIOE0 *((volatile uchar*)(CFG_MBAR+0x0c00)) |
203 | # define DDR0 *((volatile uchar*)(CFG_MBAR+0x0c08)) | |
204 | # define DVO0 *((volatile uchar*)(CFG_MBAR+0x0c0c)) | |
205 | # define DVI0 *((volatile uchar*)(CFG_MBAR+0x0c20)) | |
206 | # define ODE0 *((volatile uchar*)(CFG_MBAR+0x0c04)) | |
c1896004 WD |
207 | # define I2C_INIT {GPIOE0|=(SDA0|SCL0);ODE0|=(SDA0|SCL0);DVO0|=(SDA0|SCL0);DDR0|=(SDA0|SCL0);} |
208 | # define I2C_READ ((DVI0&SDA0)?1:0) | |
209 | # define I2C_SDA(x) {if(x)DVO0|=SDA0;else DVO0&=~SDA0;} | |
210 | # define I2C_SCL(x) {if(x)DVO0|=SCL0;else DVO0&=~SCL0;} | |
211 | # define I2C_DELAY {udelay(5);} | |
212 | # define I2C_ACTIVE {DDR0|=SDA0;} | |
213 | # define I2C_TRISTATE {DDR0&=~SDA0;} | |
214 | # define CFG_I2C_SPEED 100000 | |
215 | # define CFG_I2C_SLAVE 0x7F | |
4d13cbad WD |
216 | #define CFG_I2C_EEPROM_ADDR 0x57 |
217 | #define CFG_I2C_FACT_ADDR 0x57 | |
c1896004 | 218 | #endif |
d4ca31c4 WD |
219 | |
220 | #if defined (CONFIG_HARD_I2C) | |
c1896004 WD |
221 | # define CFG_I2C_MODULE 2 /* Select I2C module #1 or #2 */ |
222 | # define CFG_I2C_SPEED 100000 /* 100 kHz */ | |
223 | # define CFG_I2C_SLAVE 0x7F | |
4d13cbad WD |
224 | #define CFG_I2C_EEPROM_ADDR 0x54 |
225 | #define CFG_I2C_FACT_ADDR 0x54 | |
d4ca31c4 | 226 | #endif |
c1896004 WD |
227 | |
228 | /* | |
229 | * Flash configuration, expect one 16 Megabyte Bank at most | |
230 | */ | |
231 | #define CFG_FLASH_BASE 0xff000000 | |
232 | #define CFG_FLASH_SIZE 0x01000000 | |
233 | #define CFG_MAX_FLASH_BANKS 1 /* max num of memory banks */ | |
d4ca31c4 | 234 | #define CFG_ENV_ADDR (CFG_FLASH_BASE + 0) |
c1896004 WD |
235 | |
236 | #define CFG_MAX_FLASH_SECT 256 /* max num of sects on one chip */ | |
237 | ||
238 | #define CFG_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */ | |
239 | #define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */ | |
240 | ||
241 | #undef CONFIG_FLASH_16BIT /* Flash is 8-bit */ | |
242 | ||
d4ca31c4 WD |
243 | /* |
244 | * DRAM configuration - will be read from VPD later... TODO! | |
245 | */ | |
246 | #if 0 | |
247 | /* 2x MT48LC16M16A2 - 7.0 ns SDRAMS = 64 MegaBytes Total */ | |
248 | #define CFG_DRAM_DDR 0 | |
249 | #define CFG_DRAM_EMODE 0 | |
250 | #define CFG_DRAM_MODE 0x008D | |
251 | #define CFG_DRAM_CONTROL 0x514F0000 | |
252 | #define CFG_DRAM_CONFIG1 0xC2233A00 | |
253 | #define CFG_DRAM_CONFIG2 0x88B70004 | |
254 | #define CFG_DRAM_TAP_DEL 0x08 | |
255 | #define CFG_DRAM_RAM_SIZE 0x19 | |
256 | #endif | |
257 | #if 1 | |
258 | /* 2x MT48LC16M16A2 - 7.5 ns SDRAMS = 64 MegaBytes Total */ | |
259 | #define CFG_DRAM_DDR 0 | |
260 | #define CFG_DRAM_EMODE 0 | |
261 | #define CFG_DRAM_MODE 0x00CD | |
262 | #define CFG_DRAM_CONTROL 0x514F0000 | |
263 | #define CFG_DRAM_CONFIG1 0xD2333A00 | |
264 | #define CFG_DRAM_CONFIG2 0x8AD70004 | |
265 | #define CFG_DRAM_TAP_DEL 0x08 | |
266 | #define CFG_DRAM_RAM_SIZE 0x19 | |
267 | #endif | |
268 | ||
c1896004 WD |
269 | /* |
270 | * Environment settings | |
271 | */ | |
272 | #define CFG_ENV_IS_IN_EEPROM 1 /* turn on EEPROM env feature */ | |
273 | #define CFG_ENV_OFFSET 0x1000 | |
274 | #define CFG_ENV_SIZE 0x0700 | |
c1896004 | 275 | |
d4ca31c4 WD |
276 | /* |
277 | * VPD settings | |
278 | */ | |
c1896004 WD |
279 | #define CFG_FACT_OFFSET 0x1800 |
280 | #define CFG_FACT_SIZE 0x0800 | |
d4ca31c4 | 281 | |
c1896004 | 282 | /* |
d4ca31c4 WD |
283 | * Memory map |
284 | * | |
285 | * Warning!!! with the current BestComm Task, MBAR MUST BE set to 0xf0000000 | |
c1896004 WD |
286 | */ |
287 | #define CFG_MBAR 0xf0000000 /* DO NOT CHANGE this */ | |
288 | #define CFG_SDRAM_BASE 0x00000000 | |
289 | #define CFG_DEFAULT_MBAR 0x80000000 | |
290 | ||
291 | /* Use SRAM until RAM will be available */ | |
292 | #define CFG_INIT_RAM_ADDR MPC5XXX_SRAM | |
293 | #define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE /* End of used area in DPRAM */ | |
294 | ||
295 | ||
296 | #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ | |
297 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) | |
298 | #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET | |
299 | ||
300 | #define CFG_MONITOR_BASE TEXT_BASE | |
301 | #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) | |
302 | # define CFG_RAMBOOT 1 | |
303 | #endif | |
304 | ||
305 | #define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ | |
306 | #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ | |
307 | #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ | |
308 | ||
309 | /* | |
310 | * Ethernet configuration | |
311 | */ | |
cbd8a35c | 312 | #define CONFIG_MPC5xxx_FEC 1 |
c1896004 | 313 | #define CONFIG_FEC_10MBIT 1 /* Workaround for FEC 100Mbit problem */ |
d4ca31c4 | 314 | #define CONFIG_PHY_ADDR 0x1f |
c1896004 WD |
315 | #define CONFIG_PHY_TYPE 0x79c874 |
316 | /* | |
d4ca31c4 WD |
317 | * GPIO configuration: |
318 | * PSC1,2,3 predefined as UART | |
319 | * PCI disabled | |
c1896004 WD |
320 | * Ethernet 100 with MD |
321 | */ | |
498b8db7 | 322 | #define CFG_GPS_PORT_CONFIG 0x00058044 |
c1896004 WD |
323 | |
324 | /* | |
325 | * Miscellaneous configurable options | |
326 | */ | |
327 | #define CFG_LONGHELP /* undef to save memory */ | |
328 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ | |
d794cfef | 329 | #if defined(CONFIG_CMD_KGDB) |
c1896004 WD |
330 | # define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
331 | #else | |
332 | # define CFG_CBSIZE 256 /* Console I/O Buffer Size */ | |
333 | #endif | |
334 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ | |
335 | #define CFG_MAXARGS 16 /* max number of command args */ | |
336 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
337 | ||
338 | #define CFG_MEMTEST_START 0x00100000 /* memtest works on */ | |
339 | #define CFG_MEMTEST_END 0x01f00000 /* 1 ... 31 MB in DRAM */ | |
340 | ||
4d13cbad | 341 | #define CFG_LOAD_ADDR 0x200000 /* default load address */ |
c1896004 WD |
342 | |
343 | #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ | |
344 | ||
d794cfef JL |
345 | #define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */ |
346 | #if defined(CONFIG_CMD_KGDB) | |
347 | # define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */ | |
348 | #endif | |
349 | ||
350 | ||
63e73c9a WD |
351 | #ifdef CONFIG_EVAL5200 /* M48T08 is available with the Evaluation board only */ |
352 | #define CONFIG_RTC_MK48T59 1 /* use M48T08 on EVAL5200 */ | |
353 | #define RTC(reg) (0xf0010000+reg) | |
354 | /* setup CS2 for M48T08. Must MAP 64kB */ | |
355 | #define CFG_CS2_START RTC(0) | |
356 | #define CFG_CS2_SIZE 0x10000 | |
357 | /* setup CS2 configuration register: */ | |
358 | /* WaitP = 0, WaitX = 4, MX=0, AL=1, AA=1, CE=1 */ | |
359 | /* AS=2, DS=0, Bank=0, WTyp=0, WS=0, RS=0, WO=0, RO=0 */ | |
360 | #define CFG_CS2_CFG 0x00047800 | |
361 | #else | |
362 | #define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */ | |
363 | #endif | |
1c43771b | 364 | |
c1896004 WD |
365 | /* |
366 | * Various low-level settings | |
367 | */ | |
368 | #define CFG_HID0_INIT HID0_ICE | HID0_ICFI | |
369 | #define CFG_HID0_FINAL HID0_ICE | |
370 | ||
371 | #define CFG_BOOTCS_START CFG_FLASH_BASE | |
372 | #define CFG_BOOTCS_SIZE CFG_FLASH_SIZE | |
373 | #define CFG_BOOTCS_CFG 0x00047801 | |
374 | #define CFG_CS0_START CFG_FLASH_BASE | |
375 | #define CFG_CS0_SIZE CFG_FLASH_SIZE | |
376 | ||
377 | #define CFG_CS_BURST 0x00000000 | |
378 | #define CFG_CS_DEADCYCLE 0x33333333 | |
379 | ||
380 | #define CFG_RESET_ADDRESS 0x7f000000 | |
381 | ||
4d13cbad WD |
382 | /*----------------------------------------------------------------------- |
383 | * IDE/ATA stuff Supports IDE harddisk | |
384 | *----------------------------------------------------------------------- | |
385 | */ | |
386 | ||
387 | #undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */ | |
388 | ||
389 | #undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */ | |
390 | #undef CONFIG_IDE_LED /* LED for ide not supported */ | |
391 | ||
392 | #define CONFIG_IDE_RESET 1 | |
393 | #define CONFIG_IDE_PREINIT | |
394 | ||
395 | #define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */ | |
396 | #define CFG_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ | |
397 | ||
398 | #define CFG_ATA_IDE0_OFFSET 0x0000 | |
399 | ||
400 | #define CFG_ATA_BASE_ADDR MPC5XXX_ATA | |
401 | ||
402 | /* Offset for data I/O */ | |
403 | #define CFG_ATA_DATA_OFFSET (0x0060) | |
404 | ||
405 | /* Offset for normal register accesses */ | |
406 | #define CFG_ATA_REG_OFFSET (CFG_ATA_DATA_OFFSET) | |
407 | ||
408 | /* Offset for alternate registers */ | |
409 | #define CFG_ATA_ALT_OFFSET (0x005c) | |
410 | ||
411 | /* Interval between registers */ | |
412 | #define CFG_ATA_STRIDE 4 | |
413 | ||
c1896004 | 414 | #endif /* __CONFIG_H */ |