]>
Commit | Line | Data |
---|---|---|
1079432e SL |
1 | /* |
2 | * (C) Copyright 2008 Sergey Lapin <slapin@ossfans.org> | |
3 | * | |
4 | * Configuation settings for the AFEB9260 board. | |
5 | * Based on configuration for AT91SAM9260-EK | |
6 | * | |
7 | * See file CREDITS for list of people who contributed to this | |
8 | * project. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of | |
13 | * the License, or (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
23 | * MA 02111-1307 USA | |
24 | */ | |
25 | ||
26 | #ifndef __CONFIG_H | |
27 | #define __CONFIG_H | |
28 | ||
425de62d JS |
29 | #define CONFIG_AT91_LEGACY |
30 | ||
1079432e | 31 | /* ARM asynchronous clock */ |
7c966a8b | 32 | #define CONFIG_SYS_AT91_MAIN_CLOCK 18429952 /* from 18.432 MHz crystal */ |
6ebff365 | 33 | #define CONFIG_SYS_HZ 1000 |
1079432e | 34 | |
1079432e SL |
35 | #define CONFIG_AT91SAM9260 1 /* It's an Atmel AT91SAM9260 SoC*/ |
36 | #define CONFIG_AFEB9260 1 /* on an AFEB9260 Board */ | |
dc39ae95 | 37 | #define CONFIG_ARCH_CPU_INIT |
1079432e SL |
38 | #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */ |
39 | ||
40 | #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ | |
41 | #define CONFIG_SETUP_MEMORY_TAGS 1 | |
42 | #define CONFIG_INITRD_TAG 1 | |
43 | ||
44 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
45 | #define CONFIG_SKIP_RELOCATE_UBOOT | |
46 | ||
47 | /* | |
48 | * Hardware drivers | |
49 | */ | |
ea8fbba7 | 50 | #define CONFIG_AT91_GPIO 1 |
1079432e SL |
51 | #define CONFIG_ATMEL_USART 1 |
52 | #undef CONFIG_USART0 | |
53 | #undef CONFIG_USART1 | |
54 | #undef CONFIG_USART2 | |
55 | #define CONFIG_USART3 1 /* USART 3 is DBGU */ | |
56 | ||
57 | #define CONFIG_BOOTDELAY 3 | |
58 | ||
59 | /* | |
60 | * BOOTP options | |
61 | */ | |
62 | #define CONFIG_BOOTP_BOOTFILESIZE 1 | |
63 | #define CONFIG_BOOTP_BOOTPATH 1 | |
64 | #define CONFIG_BOOTP_GATEWAY 1 | |
65 | #define CONFIG_BOOTP_HOSTNAME 1 | |
66 | ||
67 | /* | |
68 | * Command line configuration. | |
69 | */ | |
70 | #include <config_cmd_default.h> | |
71 | #undef CONFIG_CMD_BDI | |
1079432e | 72 | #undef CONFIG_CMD_FPGA |
74de7aef | 73 | #undef CONFIG_CMD_IMI |
1079432e | 74 | #undef CONFIG_CMD_IMLS |
74de7aef WD |
75 | #undef CONFIG_CMD_LOADS |
76 | #undef CONFIG_CMD_SOURCE | |
1079432e SL |
77 | |
78 | #define CONFIG_CMD_PING 1 | |
79 | #define CONFIG_CMD_DHCP 1 | |
80 | ||
81 | #define CONFIG_CMD_NAND 1 | |
82 | #define CONFIG_CMD_USB 1 | |
83 | ||
84 | /* SDRAM */ | |
85 | #define CONFIG_NR_DRAM_BANKS 1 | |
86 | #define PHYS_SDRAM 0x20000000 | |
87 | #define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */ | |
88 | ||
89 | /* DataFlash */ | |
4758ebdd | 90 | #define CONFIG_ATMEL_DATAFLASH_SPI |
1079432e SL |
91 | #define CONFIG_HAS_DATAFLASH 1 |
92 | #define CONFIG_SYS_SPI_WRITE_TOUT (5 * CONFIG_SYS_HZ) | |
93 | #define CONFIG_SYS_MAX_DATAFLASH_BANKS 2 | |
94 | #define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */ | |
95 | #define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 0xD0000000 /* CS1 */ | |
96 | #define AT91_SPI_CLK 15000000 | |
97 | #define DATAFLASH_TCSS (0x1a << 16) | |
98 | #define DATAFLASH_TCHS (0x1 << 24) | |
99 | ||
100 | /* NAND flash */ | |
74c076d6 JCPV |
101 | #ifdef CONFIG_CMD_NAND |
102 | #define CONFIG_NAND_ATMEL | |
1079432e SL |
103 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
104 | #define CONFIG_SYS_NAND_BASE 0x40000000 | |
105 | #define CONFIG_SYS_NAND_DBW_8 1 | |
74c076d6 JCPV |
106 | /* our ALE is AD21 */ |
107 | #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) | |
108 | /* our CLE is AD22 */ | |
109 | #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) | |
110 | #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 | |
111 | #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13 | |
2eb99ca8 | 112 | |
74c076d6 | 113 | #endif |
1079432e SL |
114 | |
115 | /* NOR flash - no real flash on this board */ | |
116 | #define CONFIG_SYS_NO_FLASH 1 | |
117 | ||
118 | /* Ethernet */ | |
119 | #define CONFIG_MACB 1 | |
120 | #undef CONFIG_RMII /* We have full MII there */ | |
121 | #define CONFIG_RESET_PHY_R 1 | |
122 | ||
123 | #define CONFIG_NET_MULTI 1 | |
124 | #define CONFIG_NET_RETRY_COUNT 20 | |
125 | ||
126 | /* USB */ | |
2b7178af | 127 | #define CONFIG_USB_ATMEL |
1079432e | 128 | #define CONFIG_USB_OHCI_NEW 1 |
1079432e SL |
129 | #define CONFIG_DOS_PARTITION 1 |
130 | #define CONFIG_SYS_USB_OHCI_CPU_INIT 1 | |
131 | #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000 /* AT91SAM9260_UHP_BASE */ | |
132 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260" | |
133 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1 | |
134 | #define CONFIG_USB_STORAGE 1 | |
135 | ||
136 | #define CONFIG_SYS_LOAD_ADDR 0x21000000 /* load address */ | |
137 | ||
138 | #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM | |
139 | #define CONFIG_SYS_MEMTEST_END 0x21e00000 | |
140 | ||
141 | #undef CONFIG_SYS_USE_DATAFLASH_CS0 | |
142 | #define CONFIG_SYS_USE_DATAFLASH_CS1 1 | |
143 | #undef CONFIG_SYS_USE_NANDFLASH | |
144 | ||
145 | /* bootstrap + u-boot + env + linux in dataflash on CS1 */ | |
146 | #define CONFIG_ENV_IS_IN_DATAFLASH 1 | |
147 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 + 0x8400) | |
148 | #define CONFIG_ENV_OFFSET 0x4200 | |
149 | #define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 + CONFIG_ENV_OFFSET) | |
150 | #define CONFIG_ENV_SIZE 0x4200 | |
151 | #define CONFIG_BOOTCOMMAND "nand read 0x21000000 0xa0000 0x200000; bootm" | |
152 | #define CONFIG_BOOTARGS "console=ttyS0,115200 " \ | |
153 | "root=/dev/mtdblock2 " \ | |
154 | "rw rootfstype=jffs2 panic=20" | |
155 | ||
156 | #define CONFIG_BAUDRATE 115200 | |
157 | #define CONFIG_SYS_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 } | |
158 | ||
159 | #define CONFIG_SYS_PROMPT "U-Boot> " | |
160 | #define CONFIG_SYS_CBSIZE 256 | |
161 | #define CONFIG_SYS_MAXARGS 16 | |
162 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
3aed3aa2 | 163 | #define CONFIG_SYS_LONGHELP 1 |
1079432e SL |
164 | #define CONFIG_CMDLINE_EDITING 1 |
165 | ||
1079432e SL |
166 | /* |
167 | * Size of malloc() pool | |
168 | */ | |
169 | #define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000) | |
170 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* 128 bytes for initial data */ | |
171 | ||
172 | #define CONFIG_STACKSIZE (32 * 1024) /* regular stack */ | |
173 | ||
174 | #ifdef CONFIG_USE_IRQ | |
175 | #error CONFIG_USE_IRQ not supported | |
176 | #endif | |
177 | ||
178 | #endif |