]>
Commit | Line | Data |
---|---|---|
06fd66a4 | 1 | /* |
2 | * Sysam AMCORE board configuration | |
3 | * | |
9deff607 | 4 | * (C) Copyright 2016 Angelo Dureghello <angelo@sysam.it> |
06fd66a4 | 5 | * |
6 | * SPDX-License-Identifier: GPL-2.0+ | |
7 | */ | |
8 | ||
9 | #ifndef __AMCORE_CONFIG_H | |
10 | #define __AMCORE_CONFIG_H | |
11 | ||
12 | #define CONFIG_AMCORE | |
13 | #define CONFIG_HOSTNAME AMCORE | |
14 | ||
06fd66a4 | 15 | #define CONFIG_MCFTMR |
16 | #define CONFIG_MCFUART | |
17 | #define CONFIG_SYS_UART_PORT 0 | |
06fd66a4 | 18 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
19 | ||
06fd66a4 | 20 | #define CONFIG_BOOTCOMMAND "bootm ffc20000" |
9deff607 AD |
21 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
22 | "upgrade_uboot=loady; " \ | |
23 | "protect off 0xffc00000 0xffc1ffff; " \ | |
24 | "erase 0xffc00000 0xffc1ffff; " \ | |
25 | "cp.b 0x20000 0xffc00000 ${filesize}\0" \ | |
26 | "upgrade_kernel=loady; " \ | |
27 | "erase 0xffc20000 0xffefffff; " \ | |
28 | "cp.b 0x20000 0xffc20000 ${filesize}\0" \ | |
29 | "upgrade_jffs2=loady; " \ | |
30 | "erase 0xfff00000 0xffffffff; " \ | |
31 | "cp.b 0x20000 0xfff00000 ${filesize}\0" | |
06fd66a4 | 32 | |
06fd66a4 | 33 | /* undef to save memory */ |
34 | #undef CONFIG_SYS_LONGHELP | |
35 | ||
06fd66a4 | 36 | /* Print buffer size */ |
37 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
38 | sizeof(CONFIG_SYS_PROMPT)+16) | |
39 | /* max number of command args */ | |
40 | #define CONFIG_SYS_MAXARGS 16 | |
41 | /* Boot argument buffer size */ | |
42 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
43 | ||
06fd66a4 | 44 | #define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */ |
06fd66a4 | 45 | #define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */ |
46 | ||
47 | #define CONFIG_SYS_LOAD_ADDR 0x20000 /* default load address */ | |
48 | ||
49 | #define CONFIG_SYS_MEMTEST_START 0x0 | |
50 | #define CONFIG_SYS_MEMTEST_END 0x1000000 | |
51 | ||
52 | #define CONFIG_SYS_HZ 1000 | |
53 | ||
54 | #define CONFIG_SYS_CLK 45000000 | |
55 | #define CONFIG_SYS_CPU_CLK (CONFIG_SYS_CLK * 2) | |
56 | /* Register Base Addrs */ | |
57 | #define CONFIG_SYS_MBAR 0x10000000 | |
58 | /* Definitions for initial stack pointer and data area (in DPRAM) */ | |
59 | #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000 | |
60 | /* size of internal SRAM */ | |
61 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 | |
62 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ | |
63 | GENERATED_GBL_DATA_SIZE) | |
64 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
65 | ||
66 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 | |
67 | #define CONFIG_SYS_SDRAM_SIZE 0x1000000 | |
68 | #define CONFIG_SYS_FLASH_BASE 0xffc00000 | |
69 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
70 | #define CONFIG_SYS_MAX_FLASH_SECT 1024 | |
71 | #define CONFIG_SYS_FLASH_ERASE_TOUT 1000 | |
72 | ||
73 | #define CONFIG_SYS_FLASH_CFI | |
74 | #define CONFIG_FLASH_CFI_DRIVER | |
75 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE | |
76 | /* amcore design has flash data bytes wired swapped */ | |
77 | #define CONFIG_SYS_WRITE_SWAPPED_DATA | |
78 | /* reserve 128-4KB */ | |
79 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) | |
80 | #define CONFIG_SYS_MONITOR_LEN ((128 - 4) * 1024) | |
81 | #define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024) | |
82 | #define CONFIG_SYS_BOOTPARAMS_LEN (64 * 1024) | |
83 | ||
06fd66a4 | 84 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + \ |
85 | CONFIG_SYS_MONITOR_LEN) | |
86 | #define CONFIG_ENV_SIZE 0x1000 | |
87 | #define CONFIG_ENV_SECT_SIZE 0x1000 | |
88 | ||
5296cb1d | 89 | #define LDS_BOARD_TEXT \ |
0649cd0d SG |
90 | . = DEFINED(env_offset) ? env_offset : .; \ |
91 | env/embedded.o(.text*); | |
5296cb1d | 92 | |
06fd66a4 | 93 | /* memory map space for linux boot data */ |
94 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) | |
95 | ||
96 | /* | |
97 | * Cache Configuration | |
98 | * | |
99 | * Special 8K version 3 core cache. | |
100 | * This is a single unified instruction/data cache. | |
101 | * sdram - single region - no masks | |
102 | */ | |
103 | #define CONFIG_SYS_CACHELINE_SIZE 16 | |
104 | ||
105 | #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ | |
106 | CONFIG_SYS_INIT_RAM_SIZE - 8) | |
107 | #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ | |
108 | CONFIG_SYS_INIT_RAM_SIZE - 4) | |
109 | #define CONFIG_SYS_ICACHE_INV (CF_CACR_CINVA) | |
110 | #define CONFIG_SYS_CACHE_ACR0 (CF_ACR_CM_WT | CF_ACR_SM_ALL | \ | |
111 | CF_ACR_EN) | |
112 | #define CONFIG_SYS_CACHE_ICACR (CF_CACR_DCM_P | CF_CACR_ESB | \ | |
113 | CF_CACR_EC) | |
114 | ||
115 | /* CS0 - AMD Flash, address 0xffc00000 */ | |
116 | #define CONFIG_SYS_CS0_BASE (CONFIG_SYS_FLASH_BASE>>16) | |
117 | /* 4MB, AA=0,V=1 C/I BIT for errata */ | |
118 | #define CONFIG_SYS_CS0_MASK 0x003f0001 | |
119 | /* WS=10, AA=1, PS=16bit (10) */ | |
120 | #define CONFIG_SYS_CS0_CTRL 0x1980 | |
121 | /* CS1 - DM9000 Ethernet Controller, address 0x30000000 */ | |
122 | #define CONFIG_SYS_CS1_BASE 0x3000 | |
123 | #define CONFIG_SYS_CS1_MASK 0x00070001 | |
124 | #define CONFIG_SYS_CS1_CTRL 0x0100 | |
125 | ||
126 | #endif /* __AMCORE_CONFIG_H */ | |
127 |