]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/at91sam9260ek.h
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / include / configs / at91sam9260ek.h
CommitLineData
0176d43e
SP
1/*
2 * (C) Copyright 2007-2008
567fb852 3 * Stelian Pop <stelian.pop@leadtechdesign.com>
0176d43e
SP
4 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9260EK board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/* ARM asynchronous clock */
31#define AT91_MAIN_CLOCK 198656000 /* from 18.432 MHz crystal */
32#define AT91_MASTER_CLOCK 99328000 /* peripheral = main / 2 */
6d0f6bcf 33#define CONFIG_SYS_HZ 1000000 /* 1us resolution */
0176d43e
SP
34
35#define AT91_SLOW_CLOCK 32768 /* slow clock */
36
37#define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
38#define CONFIG_AT91SAM9260 1 /* It's an Atmel AT91SAM9260 SoC*/
39#define CONFIG_AT91SAM9260EK 1 /* on an AT91SAM9260EK Board */
40#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
41
42#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
43#define CONFIG_SETUP_MEMORY_TAGS 1
44#define CONFIG_INITRD_TAG 1
45
46#define CONFIG_SKIP_LOWLEVEL_INIT
47#define CONFIG_SKIP_RELOCATE_UBOOT
48
49/*
50 * Hardware drivers
51 */
52#define CONFIG_ATMEL_USART 1
53#undef CONFIG_USART0
54#undef CONFIG_USART1
55#undef CONFIG_USART2
56#define CONFIG_USART3 1 /* USART 3 is DBGU */
57
58#define CONFIG_BOOTDELAY 3
0176d43e 59
0176d43e
SP
60/*
61 * BOOTP options
62 */
63#define CONFIG_BOOTP_BOOTFILESIZE 1
64#define CONFIG_BOOTP_BOOTPATH 1
65#define CONFIG_BOOTP_GATEWAY 1
66#define CONFIG_BOOTP_HOSTNAME 1
67
68/*
69 * Command line configuration.
70 */
71#include <config_cmd_default.h>
72#undef CONFIG_CMD_BDI
73#undef CONFIG_CMD_IMI
74#undef CONFIG_CMD_AUTOSCRIPT
75#undef CONFIG_CMD_FPGA
76#undef CONFIG_CMD_LOADS
77#undef CONFIG_CMD_IMLS
78
79#define CONFIG_CMD_PING 1
80#define CONFIG_CMD_DHCP 1
81#define CONFIG_CMD_NAND 1
82#define CONFIG_CMD_USB 1
83
84/* SDRAM */
85#define CONFIG_NR_DRAM_BANKS 1
86#define PHYS_SDRAM 0x20000000
87#define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
88
89/* DataFlash */
90#define CONFIG_HAS_DATAFLASH 1
6d0f6bcf
JCPV
91#define CONFIG_SYS_SPI_WRITE_TOUT (5*CONFIG_SYS_HZ)
92#define CONFIG_SYS_MAX_DATAFLASH_BANKS 2
93#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
94#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 0xD0000000 /* CS1 */
79f0cb6e 95#define AT91_SPI_CLK 15000000
0176d43e
SP
96#define DATAFLASH_TCSS (0x1a << 16)
97#define DATAFLASH_TCHS (0x1 << 24)
98
99/* NAND flash */
100#define NAND_MAX_CHIPS 1
6d0f6bcf
JCPV
101#define CONFIG_SYS_MAX_NAND_DEVICE 1
102#define CONFIG_SYS_NAND_BASE 0x40000000
103#define CONFIG_SYS_NAND_DBW_8 1
0176d43e
SP
104
105/* NOR flash - no real flash on this board */
6d0f6bcf 106#define CONFIG_SYS_NO_FLASH 1
0176d43e
SP
107
108/* Ethernet */
109#define CONFIG_MACB 1
110#define CONFIG_RMII 1
111#define CONFIG_NET_MULTI 1
112#define CONFIG_NET_RETRY_COUNT 20
113#define CONFIG_RESET_PHY_R 1
114
115/* USB */
116#define CONFIG_USB_OHCI_NEW 1
117#define LITTLEENDIAN 1
118#define CONFIG_DOS_PARTITION 1
6d0f6bcf
JCPV
119#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
120#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000 /* AT91SAM9260_UHP_BASE */
121#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260"
122#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
0176d43e
SP
123#define CONFIG_USB_STORAGE 1
124
6d0f6bcf 125#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
0176d43e 126
6d0f6bcf
JCPV
127#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
128#define CONFIG_SYS_MEMTEST_END 0x23e00000
0176d43e 129
6d0f6bcf
JCPV
130#undef CONFIG_SYS_USE_DATAFLASH_CS0
131#define CONFIG_SYS_USE_DATAFLASH_CS1 1
132#undef CONFIG_SYS_USE_NANDFLASH
0176d43e 133
6d0f6bcf 134#ifdef CONFIG_SYS_USE_DATAFLASH_CS0
0176d43e
SP
135
136/* bootstrap + u-boot + env + linux in dataflash on CS0 */
057c849c 137#define CONFIG_ENV_IS_IN_DATAFLASH 1
6d0f6bcf 138#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
0e8d1586 139#define CONFIG_ENV_OFFSET 0x4200
6d0f6bcf 140#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
0e8d1586 141#define CONFIG_ENV_SIZE 0x4200
86c8c8a4 142#define CONFIG_BOOTCOMMAND "cp.b 0xC0042000 0x22000000 0x210000; bootm"
96996ac2
SP
143#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
144 "root=/dev/mtdblock0 " \
145 "mtdparts=at91_nand:-(root) " \
146 "rw rootfstype=jffs2"
0176d43e 147
6d0f6bcf 148#elif CONFIG_SYS_USE_DATAFLASH_CS1
0176d43e
SP
149
150/* bootstrap + u-boot + env + linux in dataflash on CS1 */
057c849c 151#define CONFIG_ENV_IS_IN_DATAFLASH 1
6d0f6bcf 152#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 + 0x8400)
0e8d1586 153#define CONFIG_ENV_OFFSET 0x4200
6d0f6bcf 154#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS1 + CONFIG_ENV_OFFSET)
0e8d1586 155#define CONFIG_ENV_SIZE 0x4200
86c8c8a4 156#define CONFIG_BOOTCOMMAND "cp.b 0xD0042000 0x22000000 0x210000; bootm"
96996ac2
SP
157#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
158 "root=/dev/mtdblock0 " \
159 "mtdparts=at91_nand:-(root) " \
160 "rw rootfstype=jffs2"
0176d43e 161
6d0f6bcf 162#else /* CONFIG_SYS_USE_NANDFLASH */
0176d43e
SP
163
164/* bootstrap + u-boot + env + linux in nandflash */
51bfee19 165#define CONFIG_ENV_IS_IN_NAND 1
0e8d1586
JCPV
166#define CONFIG_ENV_OFFSET 0x60000
167#define CONFIG_ENV_OFFSET_REDUND 0x80000
168#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
0176d43e 169#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm"
96996ac2
SP
170#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
171 "root=/dev/mtdblock5 " \
172 "mtdparts=at91_nand:128k(bootstrap)ro," \
173 "256k(uboot)ro,128k(env1)ro," \
174 "128k(env2)ro,2M(linux),-(root) " \
175 "rw rootfstype=jffs2"
0176d43e
SP
176
177#endif
178
179#define CONFIG_BAUDRATE 115200
6d0f6bcf 180#define CONFIG_SYS_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
0176d43e 181
6d0f6bcf
JCPV
182#define CONFIG_SYS_PROMPT "U-Boot> "
183#define CONFIG_SYS_CBSIZE 256
184#define CONFIG_SYS_MAXARGS 16
185#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
186#define CONFIG_SYS_LONGHELP 1
0176d43e
SP
187#define CONFIG_CMDLINE_EDITING 1
188
189#define ROUND(A, B) (((A) + (B)) & ~((B) - 1))
190/*
191 * Size of malloc() pool
192 */
6d0f6bcf
JCPV
193#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
194#define CONFIG_SYS_GBL_DATA_SIZE 128 /* 128 bytes for initial data */
0176d43e
SP
195
196#define CONFIG_STACKSIZE (32*1024) /* regular stack */
197
198#ifdef CONFIG_USE_IRQ
199#error CONFIG_USE_IRQ not supported
200#endif
201
202#endif