]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/coreboot.h
kconfig: move CONFIG_DEFAULT_DEVICE_TREE to kconfig
[people/ms/u-boot.git] / include / configs / coreboot.h
CommitLineData
ef5a5b00
GB
1/*
2 * Copyright (c) 2011 The Chromium OS Authors.
3 * (C) Copyright 2008
4 * Graeme Russ, graeme.russ@gmail.com.
5 *
3765b3e7 6 * SPDX-License-Identifier: GPL-2.0+
ef5a5b00
GB
7 */
8
9#include <asm/ibmpc.h>
10/*
11 * board/config.h - configuration options, board specific
12 */
13
14#ifndef __CONFIG_H
15#define __CONFIG_H
16
17/*
18 * High Level Configuration Options
19 * (easy to change)
20 */
21#define CONFIG_SYS_COREBOOT
300081aa 22#define CONFIG_SHOW_BOOT_PROGRESS
ef5a5b00 23#define CONFIG_LAST_STAGE_INIT
a78d4947 24#define CONFIG_SYS_VSNPRINTF
34d6057b 25#define CONFIG_ZBOOT_32
ac426b72 26#define CONFIG_PHYSMEM
617c246f 27#define CONFIG_SYS_EARLY_PCI_INIT
ef5a5b00 28
fc959081
SG
29#define CONFIG_LMB
30#define CONFIG_OF_LIBFDT
fc959081 31
2e65959b
SG
32#define CONFIG_BOOTSTAGE
33#define CONFIG_BOOTSTAGE_REPORT
34#define CONFIG_BOOTSTAGE_FDT
35#define CONFIG_CMD_BOOTSTAGE
36/* Place to stash bootstage data from first-stage U-Boot */
37#define CONFIG_BOOTSTAGE_STASH 0x0110f000
38#define CONFIG_BOOTSTAGE_STASH_SIZE 0x7fc
39#define CONFIG_BOOTSTAGE_USER_COUNT 60
40
04dbf77d
SG
41#define CONFIG_LZO
42#undef CONFIG_ZLIB
43#undef CONFIG_GZIP
44
ef5a5b00
GB
45/*-----------------------------------------------------------------------
46 * Watchdog Configuration
47 */
48#undef CONFIG_WATCHDOG
49#undef CONFIG_HW_WATCHDOG
50
51bdad67
SG
51/* SATA AHCI storage */
52
53#define CONFIG_SCSI_AHCI
54
55#ifdef CONFIG_SCSI_AHCI
344ca0b4 56#define CONFIG_LIBATA
51bdad67
SG
57#define CONFIG_SYS_64BIT_LBA
58#define CONFIG_SATA_INTEL 1
59#define CONFIG_SCSI_DEV_LIST {PCI_VENDOR_ID_INTEL, \
60 PCI_DEVICE_ID_INTEL_NM10_AHCI}, \
61 {PCI_VENDOR_ID_INTEL, \
62 PCI_DEVICE_ID_INTEL_COUGARPOINT_AHCI_MOBILE}, \
63 {PCI_VENDOR_ID_INTEL, \
64 PCI_DEVICE_ID_INTEL_COUGARPOINT_AHCI_SERIES6}, \
65 {PCI_VENDOR_ID_INTEL, \
66 PCI_DEVICE_ID_INTEL_PANTHERPOINT_AHCI_MOBILE}
67
68#define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
69#define CONFIG_SYS_SCSI_MAX_LUN 1
70#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
71 CONFIG_SYS_SCSI_MAX_LUN)
72#endif
73
d02a568e 74/* Generic TPM interfaced through LPC bus */
5bdf46b7
TWHT
75#define CONFIG_TPM
76#define CONFIG_TPM_TIS_LPC
d02a568e
SG
77#define CONFIG_TPM_TIS_BASE_ADDRESS 0xfed40000
78
ef5a5b00
GB
79/*-----------------------------------------------------------------------
80 * Real Time Clock Configuration
81 */
82#define CONFIG_RTC_MC146818
83#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
cbca883c 84#define CONFIG_SYS_ISA_IO CONFIG_SYS_ISA_IO_BASE_ADDRESS
ef5a5b00
GB
85
86/*-----------------------------------------------------------------------
87 * Serial Configuration
88 */
ef5a5b00
GB
89#define CONFIG_CONS_INDEX 1
90#define CONFIG_SYS_NS16550
91#define CONFIG_SYS_NS16550_SERIAL
92#define CONFIG_SYS_NS16550_REG_SIZE 1
93#define CONFIG_SYS_NS16550_CLK 1843200
94#define CONFIG_BAUDRATE 9600
95#define CONFIG_SYS_BAUDRATE_TABLE {300, 600, 1200, 2400, 4800, \
96 9600, 19200, 38400, 115200}
97#define CONFIG_SYS_NS16550_COM1 UART0_BASE
98#define CONFIG_SYS_NS16550_COM2 UART1_BASE
99#define CONFIG_SYS_NS16550_PORT_MAPPED
100
420a2ca7
SG
101#define CONFIG_STD_DEVICES_SETTINGS "stdin=usbkbd,vga,eserial0\0" \
102 "stdout=vga,eserial0,cbmem\0" \
103 "stderr=vga,eserial0,cbmem\0"
104
105#define CONFIG_CONSOLE_MUX
106#define CONFIG_SYS_CONSOLE_IS_IN_ENV
107#define CONFIG_SYS_STDIO_DEREGISTER
108#define CONFIG_CBMEM_CONSOLE
109
ac426b72
SG
110#define CONFIG_CMDLINE_EDITING
111#define CONFIG_COMMAND_HISTORY
112#define CONFIG_AUTOCOMPLETE
ef5a5b00
GB
113
114#define CONFIG_SUPPORT_VFAT
115/************************************************************
116 * ATAPI support (experimental)
117 ************************************************************/
118#define CONFIG_ATAPI
119
120/************************************************************
121 * DISK Partition support
122 ************************************************************/
d954a431 123#define CONFIG_EFI_PARTITION
ef5a5b00
GB
124#define CONFIG_DOS_PARTITION
125#define CONFIG_MAC_PARTITION
126#define CONFIG_ISO_PARTITION /* Experimental */
127
d954a431 128#define CONFIG_CMD_PART
af9f881a
SG
129#define CONFIG_CMD_CBFS
130#define CONFIG_CMD_EXT4
131#define CONFIG_CMD_EXT4_WRITE
d954a431 132#define CONFIG_PARTITION_UUIDS
ef5a5b00
GB
133
134/*-----------------------------------------------------------------------
135 * Video Configuration
136 */
cbca883c
SG
137#define CONFIG_VIDEO
138#define CONFIG_VIDEO_COREBOOT
139#define CONFIG_VIDEO_SW_CURSOR
140#define VIDEO_FB_16BPP_WORD_SWAP
141#define CONFIG_I8042_KBD
142#define CONFIG_CFB_CONSOLE
143#define CONFIG_SYS_CONSOLE_INFO_QUIET
ef5a5b00 144
a7e6d549
SG
145/* x86 GPIOs are accessed through a PCI device */
146#define CONFIG_INTEL_ICH6_GPIO
147
ef5a5b00
GB
148/*-----------------------------------------------------------------------
149 * Command line configuration.
150 */
151#include <config_cmd_default.h>
152
b5f31937
SG
153#define CONFIG_TRACE
154#define CONFIG_CMD_TRACE
155#define CONFIG_TRACE_BUFFER_SIZE (16 << 20)
156#define CONFIG_TRACE_EARLY_SIZE (8 << 20)
157#define CONFIG_TRACE_EARLY
158#define CONFIG_TRACE_EARLY_ADDR 0x01400000
159
ef5a5b00
GB
160#define CONFIG_CMD_BDI
161#define CONFIG_CMD_BOOTD
162#define CONFIG_CMD_CONSOLE
163#define CONFIG_CMD_DATE
164#define CONFIG_CMD_ECHO
165#undef CONFIG_CMD_FLASH
166#define CONFIG_CMD_FPGA
64e809af 167#define CONFIG_CMD_FPGA_LOADMK
a7e6d549 168#define CONFIG_CMD_GPIO
ef5a5b00
GB
169#define CONFIG_CMD_IMI
170#undef CONFIG_CMD_IMLS
a08afb39 171#define CONFIG_CMD_IO
ef5a5b00
GB
172#define CONFIG_CMD_IRQ
173#define CONFIG_CMD_ITEST
174#define CONFIG_CMD_LOADB
175#define CONFIG_CMD_LOADS
176#define CONFIG_CMD_MEMORY
177#define CONFIG_CMD_MISC
178#define CONFIG_CMD_NET
179#undef CONFIG_CMD_NFS
180#define CONFIG_CMD_PCI
181#define CONFIG_CMD_PING
182#define CONFIG_CMD_RUN
183#define CONFIG_CMD_SAVEENV
184#define CONFIG_CMD_SETGETDCR
185#define CONFIG_CMD_SOURCE
363464f9
SG
186#define CONFIG_CMD_TIME
187#define CONFIG_CMD_GETTIME
ef5a5b00 188#define CONFIG_CMD_XIMG
ac426b72
SG
189#define CONFIG_CMD_SCSI
190
ef5a5b00
GB
191#define CONFIG_CMD_FAT
192#define CONFIG_CMD_EXT2
193
34d6057b
SG
194#define CONFIG_CMD_ZBOOT
195
ef5a5b00 196#define CONFIG_BOOTDELAY 2
ac426b72
SG
197#define CONFIG_BOOTARGS \
198 "root=/dev/sdb3 init=/sbin/init rootwait ro"
199#define CONFIG_BOOTCOMMAND \
200 "ext2load scsi 0:3 01000000 /boot/vmlinuz; zboot 01000000"
201
ef5a5b00
GB
202
203#if defined(CONFIG_CMD_KGDB)
204#define CONFIG_KGDB_BAUDRATE 115200
ef5a5b00
GB
205#endif
206
207/*
208 * Miscellaneous configurable options
209 */
210#define CONFIG_SYS_LONGHELP
211#define CONFIG_SYS_PROMPT "boot > "
212#define CONFIG_SYS_CBSIZE 256
213#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
214 sizeof(CONFIG_SYS_PROMPT) + \
215 16)
216#define CONFIG_SYS_MAXARGS 16
217#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
218
219#define CONFIG_SYS_MEMTEST_START 0x00100000
220#define CONFIG_SYS_MEMTEST_END 0x01000000
221#define CONFIG_SYS_LOAD_ADDR 0x100000
ef5a5b00
GB
222
223/*-----------------------------------------------------------------------
224 * SDRAM Configuration
225 */
226#define CONFIG_NR_DRAM_BANKS 4
227
228/* CONFIG_SYS_SDRAM_DRCTMCTL Overrides the following*/
229#undef CONFIG_SYS_SDRAM_PRECHARGE_DELAY
230#undef CONFIG_SYS_SDRAM_RAS_CAS_DELAY
231#undef CONFIG_SYS_SDRAM_CAS_LATENCY_2T
232#undef CONFIG_SYS_SDRAM_CAS_LATENCY_3T
233
234/*-----------------------------------------------------------------------
235 * CPU Features
236 */
237
e761ecdb 238#define CONFIG_SYS_X86_TSC_TIMER
ef5a5b00 239#define CONFIG_SYS_PCAT_INTERRUPTS
d0b6f247 240#define CONFIG_SYS_PCAT_TIMER
ef5a5b00
GB
241#define CONFIG_SYS_NUM_IRQS 16
242
243/*-----------------------------------------------------------------------
244 * Memory organization:
245 * 32kB Stack
246 * 16kB Cache-As-RAM @ 0x19200000
247 * 256kB Monitor
248 * (128kB + Environment Sector Size) malloc pool
249 */
250#define CONFIG_SYS_STACK_SIZE (32 * 1024)
8d61625d
GR
251#define CONFIG_SYS_CAR_ADDR 0x19200000
252#define CONFIG_SYS_CAR_SIZE (16 * 1024)
ef5a5b00
GB
253#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
254#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
255#define CONFIG_SYS_MALLOC_LEN (0x20000 + 128 * 1024)
ef5a5b00
GB
256
257
258/* allow to overwrite serial and ethaddr */
259#define CONFIG_ENV_OVERWRITE
260
261/*-----------------------------------------------------------------------
262 * FLASH configuration
263 */
e30bd5cf
SG
264#define CONFIG_ICH_SPI
265#define CONFIG_SPI_FLASH
266#define CONFIG_SPI_FLASH_MACRONIX
267#define CONFIG_SPI_FLASH_WINBOND
268#define CONFIG_SPI_FLASH_GIGADEVICE
ef5a5b00 269#define CONFIG_SYS_NO_FLASH
e30bd5cf
SG
270#define CONFIG_CMD_SF
271#define CONFIG_CMD_SF_TEST
272#define CONFIG_CMD_SPI
273#define CONFIG_SPI
ef5a5b00
GB
274
275/*-----------------------------------------------------------------------
276 * Environment configuration
277 */
278#define CONFIG_ENV_IS_NOWHERE
279#define CONFIG_ENV_SIZE 0x01000
280
281/*-----------------------------------------------------------------------
282 * PCI configuration
283 */
284#define CONFIG_PCI
285
0641ce5b
SG
286/*-----------------------------------------------------------------------
287 * USB configuration
288 */
289#define CONFIG_USB_EHCI
290#define CONFIG_USB_EHCI_PCI
291#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 12
292#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
293#define CONFIG_USB_STORAGE
294#define CONFIG_USB_KEYBOARD
295#define CONFIG_SYS_USB_EVENT_POLL
296
297#define CONFIG_USB_HOST_ETHER
298#define CONFIG_USB_ETHER_ASIX
299#define CONFIG_USB_ETHER_SMSC95XX
300
301#define CONFIG_CMD_USB
302
420a2ca7
SG
303#define CONFIG_EXTRA_ENV_SETTINGS \
304 CONFIG_STD_DEVICES_SETTINGS
305
ef5a5b00 306#endif /* __CONFIG_H */