]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/gw_ventana.h
Convert CONFIG_ENV_IS_IN_MMC/NAND/UBI and NOWHERE to Kconfig
[people/ms/u-boot.git] / include / configs / gw_ventana.h
CommitLineData
59189a8b
TH
1/*
2 * Copyright (C) 2013 Gateworks Corporation
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
0cc11dea 10/* SPL */
0cc11dea 11/* Location in NAND to read U-Boot from */
55ff55e9 12#define CONFIG_SYS_NAND_U_BOOT_OFFS (14 * SZ_1M)
0cc11dea 13
53940a50
TH
14/* Falcon Mode */
15#define CONFIG_CMD_SPL
53940a50
TH
16#define CONFIG_SYS_SPL_ARGS_ADDR 0x18000000
17#define CONFIG_CMD_SPL_WRITE_SIZE (128 * SZ_1K)
18
19/* Falcon Mode - NAND support: args@17MB kernel@18MB */
20#define CONFIG_CMD_SPL_NAND_OFS (17 * SZ_1M)
21#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS (18 * SZ_1M)
22
23/* Falcon Mode - MMC support: args@1MB kernel@2MB */
24#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x800 /* 1MB */
25#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS (CONFIG_CMD_SPL_WRITE_SIZE / 512)
26#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x1000 /* 2MB */
27
0cc11dea 28#include "imx6_spl.h" /* common IMX6 SPL configuration */
59189a8b 29#include "mx6_common.h"
6eab98a0 30#define CONFIG_DISPLAY_BOARDINFO_LATE
59189a8b
TH
31
32#define CONFIG_MACH_TYPE 4520 /* Gateworks Ventana Platform */
33
ea690917 34/* Serial ATAG */
59189a8b 35#define CONFIG_SERIAL_TAG
59189a8b
TH
36
37/* Size of malloc() pool */
55ff55e9 38#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
59189a8b
TH
39
40/* Init Functions */
59189a8b
TH
41#define CONFIG_MISC_INIT_R
42
e1b4770c
TH
43/* Driver Model */
44#ifndef CONFIG_SPL_BUILD
e1b4770c 45#define CONFIG_DM_GPIO
50de5088 46#define CONFIG_DM_THERMAL
e1b4770c
TH
47#endif
48
50de5088 49/* Thermal */
1368f993 50#define CONFIG_IMX_THERMAL
50de5088 51
59189a8b
TH
52/* Serial */
53#define CONFIG_MXC_UART
54#define CONFIG_MXC_UART_BASE UART2_BASE
55
56#ifdef CONFIG_SPI_FLASH
57
58/* SPI */
59189a8b
TH
59#ifdef CONFIG_CMD_SF
60 #define CONFIG_MXC_SPI
61 #define CONFIG_SPI_FLASH_MTD
62 #define CONFIG_SPI_FLASH_BAR
59189a8b 63 #define CONFIG_SF_DEFAULT_BUS 0
155fa9af 64 #define CONFIG_SF_DEFAULT_CS 0
59189a8b
TH
65 /* GPIO 3-19 (21248) */
66 #define CONFIG_SF_DEFAULT_SPEED 30000000
67 #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
68#endif
69
d883fcc6 70#elif defined(CONFIG_SPL_NAND_SUPPORT)
59189a8b 71/* Enable NAND support */
59189a8b
TH
72#define CONFIG_CMD_NAND
73#define CONFIG_CMD_NAND_TRIMFFS
74#ifdef CONFIG_CMD_NAND
75 #define CONFIG_NAND_MXS
76 #define CONFIG_SYS_MAX_NAND_DEVICE 1
77 #define CONFIG_SYS_NAND_BASE 0x40000000
78 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
79 #define CONFIG_SYS_NAND_ONFI_DETECTION
80
81 /* DMA stuff, needed for GPMI/MXS NAND support */
82 #define CONFIG_APBH_DMA
83 #define CONFIG_APBH_DMA_BURST
84 #define CONFIG_APBH_DMA_BURST8
85#endif
86
87#endif /* CONFIG_SPI_FLASH */
88
59189a8b 89/* I2C Configs */
59189a8b
TH
90#define CONFIG_SYS_I2C
91#define CONFIG_SYS_I2C_MXC
03544c66
AA
92#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
93#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
f8cb101e 94#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
9c0fe83e
TH
95#define CONFIG_SYS_I2C_SPEED 100000
96#define CONFIG_I2C_GSC 0
f6747cda 97#define CONFIG_I2C_EDID
59189a8b
TH
98
99/* MMC Configs */
59189a8b 100#define CONFIG_SYS_FSL_ESDHC_ADDR 0
59189a8b 101
1faca6ad
TH
102/* eMMC Configs */
103#define CONFIG_SUPPORT_EMMC_BOOT
104#define CONFIG_SUPPORT_EMMC_RPMB
105
59189a8b
TH
106/*
107 * SATA Configs
108 */
59189a8b
TH
109#ifdef CONFIG_CMD_SATA
110 #define CONFIG_DWC_AHSATA
111 #define CONFIG_SYS_SATA_MAX_DEVICE 1
112 #define CONFIG_DWC_AHSATA_PORT_ID 0
113 #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
114 #define CONFIG_LBA48
115 #define CONFIG_LIBATA
116#endif
117
118/*
119 * PCI express
120 */
121#define CONFIG_CMD_PCI
122#ifdef CONFIG_CMD_PCI
59189a8b 123#define CONFIG_PCI_SCAN_SHOW
dad08286 124#define CONFIG_PCI_FIXUP_DEV
59189a8b
TH
125#define CONFIG_PCIE_IMX
126#endif
127
128/*
129 * PMIC
130 */
131#define CONFIG_POWER
132#define CONFIG_POWER_I2C
133#define CONFIG_POWER_PFUZE100
134#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
234d89da
TH
135#define CONFIG_POWER_LTC3676
136#define CONFIG_POWER_LTC3676_I2C_ADDR 0x3c
59189a8b
TH
137
138/* Various command support */
f7d9fcd1 139#define CONFIG_CMD_UNZIP /* gzwrite */
59189a8b
TH
140
141/* Ethernet support */
142#define CONFIG_FEC_MXC
143#define CONFIG_MII
144#define IMX_FEC_BASE ENET_BASE_ADDR
145#define CONFIG_FEC_XCV_TYPE RGMII
59189a8b 146#define CONFIG_FEC_MXC_PHYADDR 0
59189a8b
TH
147#define CONFIG_ARP_TIMEOUT 200UL
148
149/* USB Configs */
59189a8b
TH
150#define CONFIG_USB_HOST_ETHER
151#define CONFIG_USB_ETHER_ASIX
152#define CONFIG_USB_ETHER_SMSC95XX
153#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
154#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
155#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
156#define CONFIG_MXC_USB_FLAGS 0
59189a8b 157#define CONFIG_USBD_HS
59189a8b
TH
158#define CONFIG_USB_ETHER
159#define CONFIG_USB_ETH_CDC
160#define CONFIG_NETCONSOLE
161#define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP
59189a8b 162
9543e954 163/* USB Mass Storage Gadget */
01acd6ab 164#define CONFIG_USB_FUNCTION_MASS_STORAGE
9543e954 165
7a278f9f 166/* Framebuffer and LCD */
7a278f9f 167#define CONFIG_VIDEO_IPUV3
7a278f9f
TH
168#define CONFIG_VIDEO_LOGO
169#define CONFIG_IPUV3_CLK 260000000
7a278f9f
TH
170#define CONFIG_IMX_HDMI
171#define CONFIG_IMX_VIDEO_SKIP
0a22c7f0
TH
172#define CONFIG_VIDEO_BMP_LOGO
173#define CONFIG_SPLASH_SCREEN_ALIGN
174#define CONFIG_HIDE_LOGO_VERSION /* Custom config to hide U-boot version */
7a278f9f 175
59189a8b 176/* Miscellaneous configurable options */
59189a8b 177#define CONFIG_HWCONFIG
899f589b 178#define CONFIG_PREBOOT
59189a8b
TH
179
180/* Print Buffer Size */
181#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
59189a8b
TH
182
183/* Memory configuration */
184#define CONFIG_SYS_MEMTEST_START 0x10000000
185#define CONFIG_SYS_MEMTEST_END 0x10010000
186#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
59189a8b
TH
187
188/* Physical Memory Map */
189#define CONFIG_NR_DRAM_BANKS 1
190#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
191#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
192#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
193#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
194
195#define CONFIG_SYS_INIT_SP_OFFSET \
196 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
197#define CONFIG_SYS_INIT_SP_ADDR \
198 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
199
59189a8b
TH
200/*
201 * MTD Command for mtdparts
202 */
59189a8b
TH
203#define CONFIG_MTD_DEVICE
204#define CONFIG_MTD_PARTITIONS
205#ifdef CONFIG_SPI_FLASH
206#define MTDIDS_DEFAULT "nor0=nor"
207#define MTDPARTS_DEFAULT \
208 "mtdparts=nor:512k(uboot),64k(env),2m(kernel),-(rootfs)"
209#else
210#define MTDIDS_DEFAULT "nand0=nand"
211#define MTDPARTS_DEFAULT "mtdparts=nand:16m(uboot),1m(env),-(rootfs)"
212#endif
213
214/* Persistent Environment Config */
59189a8b 215#ifdef CONFIG_SPI_FLASH
d883fcc6 216 #define CONFIG_ENV_IS_IN_SPI_FLASH
59189a8b
TH
217#endif
218#if defined(CONFIG_ENV_IS_IN_MMC)
59189a8b 219 #define CONFIG_SYS_MMC_ENV_DEV 0
b69999ef 220 #define CONFIG_SYS_MMC_ENV_PART 1
0a9c2150
TH
221 #define CONFIG_ENV_OFFSET (709 * SZ_1K)
222 #define CONFIG_ENV_SIZE (128 * SZ_1K)
223 #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + (128 * SZ_1K))
59189a8b 224#elif defined(CONFIG_ENV_IS_IN_NAND)
55ff55e9
TH
225 #define CONFIG_ENV_OFFSET (16 * SZ_1M)
226 #define CONFIG_ENV_SECT_SIZE (128 * SZ_1K)
59189a8b 227 #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
55ff55e9 228 #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + (512 * SZ_1K))
59189a8b
TH
229 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
230#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
55ff55e9
TH
231 #define CONFIG_ENV_OFFSET (512 * SZ_1K)
232 #define CONFIG_ENV_SECT_SIZE (64 * SZ_1K)
233 #define CONFIG_ENV_SIZE (8 * SZ_1K)
59189a8b
TH
234 #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
235 #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
236 #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
237 #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
238#endif
239
240/* Environment */
59189a8b
TH
241#define CONFIG_IPADDR 192.168.1.1
242#define CONFIG_SERVERIP 192.168.1.146
59189a8b
TH
243
244#define CONFIG_EXTRA_ENV_SETTINGS_COMMON \
f4416579 245 "pcidisable=1\0" \
0a22c7f0 246 "splashpos=m,m\0" \
04171690 247 "usb_pgood_delay=2000\0" \
59189a8b
TH
248 "console=ttymxc1\0" \
249 "bootdevs=usb mmc sata flash\0" \
5911c092 250 "hwconfig=_UNKNOWN_\0" \
59189a8b
TH
251 "video=\0" \
252 \
253 "mtdparts=" MTDPARTS_DEFAULT "\0" \
254 "mtdids=" MTDIDS_DEFAULT "\0" \
7698cdfd
TH
255 "disk=0\0" \
256 "part=1\0" \
59189a8b
TH
257 \
258 "fdt_high=0xffffffff\0" \
259 "fdt_addr=0x18000000\0" \
8cc25eb8 260 "initrd_high=0xffffffff\0" \
4df0bff3
TH
261 "fixfdt=" \
262 "fdt addr ${fdt_addr}\0" \
e2801a96 263 "bootdir=boot\0" \
59189a8b 264 "loadfdt=" \
1b740001
TH
265 "if ${fsload} ${fdt_addr} ${bootdir}/${fdt_file}; then " \
266 "echo Loaded DTB from ${bootdir}/${fdt_file}; " \
4df0bff3 267 "run fixfdt; " \
1b740001
TH
268 "elif ${fsload} ${fdt_addr} ${bootdir}/${fdt_file1}; then " \
269 "echo Loaded DTB from ${bootdir}/${fdt_file1}; " \
4df0bff3 270 "run fixfdt; " \
1b740001
TH
271 "elif ${fsload} ${fdt_addr} ${bootdir}/${fdt_file2}; then " \
272 "echo Loaded DTB from ${bootdir}/${fdt_file2}; " \
4df0bff3 273 "run fixfdt; " \
59189a8b
TH
274 "fi\0" \
275 \
543a4aba 276 "fs=ext4\0" \
e2801a96 277 "script=6x_bootscript-ventana\0" \
59189a8b 278 "loadscript=" \
e2801a96 279 "if ${fsload} ${loadaddr} ${bootdir}/${script}; then " \
50987095 280 "source ${loadaddr}; " \
59189a8b
TH
281 "fi\0" \
282 \
e2801a96 283 "uimage=uImage\0" \
79942c4f 284 "mmc_root=mmcblk0p1\0" \
59189a8b 285 "mmc_boot=" \
543a4aba 286 "setenv fsload \"${fs}load mmc ${disk}:${part}\"; " \
7698cdfd 287 "mmc dev ${disk} && mmc rescan && " \
560e8b3f 288 "setenv dtype mmc; run loadscript; " \
e2801a96 289 "if ${fsload} ${loadaddr} ${bootdir}/${uimage}; then " \
59189a8b 290 "setenv bootargs console=${console},${baudrate} " \
79942c4f 291 "root=/dev/${mmc_root} rootfstype=${fs} " \
59189a8b 292 "rootwait rw ${video} ${extra}; " \
4df0bff3 293 "if run loadfdt; then " \
59189a8b
TH
294 "bootm ${loadaddr} - ${fdt_addr}; " \
295 "else " \
296 "bootm; " \
297 "fi; " \
298 "fi\0" \
299 \
300 "sata_boot=" \
543a4aba 301 "setenv fsload \"${fs}load sata ${disk}:${part}\"; " \
7698cdfd 302 "sata init && " \
560e8b3f 303 "setenv dtype sata; run loadscript; " \
e2801a96 304 "if ${fsload} ${loadaddr} ${bootdir}/${uimage}; then " \
59189a8b 305 "setenv bootargs console=${console},${baudrate} " \
543a4aba 306 "root=/dev/sda1 rootfstype=${fs} " \
59189a8b 307 "rootwait rw ${video} ${extra}; " \
4df0bff3 308 "if run loadfdt; then " \
59189a8b
TH
309 "bootm ${loadaddr} - ${fdt_addr}; " \
310 "else " \
311 "bootm; " \
312 "fi; " \
313 "fi\0" \
314 "usb_boot=" \
543a4aba 315 "setenv fsload \"${fs}load usb ${disk}:${part}\"; " \
7698cdfd 316 "usb start && usb dev ${disk} && " \
560e8b3f 317 "setenv dtype usb; run loadscript; " \
e2801a96 318 "if ${fsload} ${loadaddr} ${bootdir}/${uimage}; then " \
59189a8b 319 "setenv bootargs console=${console},${baudrate} " \
543a4aba 320 "root=/dev/sda1 rootfstype=${fs} " \
59189a8b 321 "rootwait rw ${video} ${extra}; " \
4df0bff3 322 "if run loadfdt; then " \
59189a8b
TH
323 "bootm ${loadaddr} - ${fdt_addr}; " \
324 "else " \
325 "bootm; " \
326 "fi; " \
327 "fi\0"
328
329#ifdef CONFIG_SPI_FLASH
330 #define CONFIG_EXTRA_ENV_SETTINGS \
331 CONFIG_EXTRA_ENV_SETTINGS_COMMON \
332 "image_os=ventana/openwrt-imx6-imx6q-gw5400-a-squashfs.bin\0" \
333 "image_uboot=ventana/u-boot_spi.imx\0" \
334 \
335 "spi_koffset=0x90000\0" \
336 "spi_klen=0x200000\0" \
337 \
338 "spi_updateuboot=echo Updating uboot from " \
339 "${serverip}:${image_uboot}...; " \
340 "tftpboot ${loadaddr} ${image_uboot} && " \
341 "sf probe && sf erase 0 80000 && " \
342 "sf write ${loadaddr} 400 ${filesize}\0" \
343 "spi_update=echo Updating OS from ${serverip}:${image_os} " \
344 "to ${spi_koffset} ...; " \
345 "tftp ${loadaddr} ${image_os} && " \
346 "sf probe && " \
347 "sf update ${loadaddr} ${spi_koffset} ${filesize}\0" \
348 \
349 "flash_boot=" \
350 "if sf probe && " \
351 "sf read ${loadaddr} ${spi_koffset} ${spi_klen}; then " \
352 "setenv bootargs console=${console},${baudrate} " \
353 "root=/dev/mtdblock3 " \
354 "rootfstype=squashfs,jffs2 " \
355 "${video} ${extra}; " \
356 "bootm; " \
357 "fi\0"
358#else
359 #define CONFIG_EXTRA_ENV_SETTINGS \
360 CONFIG_EXTRA_ENV_SETTINGS_COMMON \
59189a8b 361 \
e2801a96 362 "image_rootfs=openwrt-imx6-ventana-rootfs.ubi\0" \
59189a8b
TH
363 "nand_update=echo Updating NAND from ${serverip}:${image_rootfs}...; " \
364 "tftp ${loadaddr} ${image_rootfs} && " \
365 "nand erase.part rootfs && " \
366 "nand write ${loadaddr} rootfs ${filesize}\0" \
367 \
368 "flash_boot=" \
369 "setenv fsload 'ubifsload'; " \
e2801a96
TH
370 "ubi part rootfs; " \
371 "if ubi check boot; then " \
372 "ubifsmount ubi0:boot; " \
373 "setenv root ubi0:rootfs ubi.mtd=2 " \
374 "rootfstype=squashfs,ubifs; " \
375 "setenv bootdir; " \
376 "elif ubi check rootfs; then " \
377 "ubifsmount ubi0:rootfs; " \
378 "setenv root ubi0:rootfs ubi.mtd=2 " \
379 "rootfstype=ubifs; " \
380 "fi; " \
560e8b3f 381 "setenv dtype nand; run loadscript; " \
e2801a96 382 "if ${fsload} ${loadaddr} ${bootdir}/${uimage}; then " \
59189a8b 383 "setenv bootargs console=${console},${baudrate} " \
e2801a96 384 "root=${root} ${video} ${extra}; " \
4df0bff3 385 "if run loadfdt; then " \
59189a8b
TH
386 "ubifsumount; " \
387 "bootm ${loadaddr} - ${fdt_addr}; " \
388 "else " \
389 "ubifsumount; bootm; " \
390 "fi; " \
391 "fi\0"
392#endif
393
394#define CONFIG_BOOTCOMMAND \
395 "for btype in ${bootdevs}; do " \
396 "echo; echo Attempting ${btype} boot...; " \
397 "if run ${btype}_boot; then; fi; " \
398 "done"
399
59189a8b 400#endif /* __CONFIG_H */