]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/integratorcp.h
integratorap: remove hardcoded 32MB memory cmdline
[people/ms/u-boot.git] / include / configs / integratorcp.h
CommitLineData
3d3befa7
WD
1/*
2 * (C) Copyright 2003
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuation settings for the TI OMAP Innovator board.
6 *
7 * (C) Copyright 2004
8 * ARM Ltd.
9 * Philippe Robin, <philippe.robin@arm.com>
10 * Configuration for Compact Integrator board.
11 *
12 * See file CREDITS for list of people who contributed to this
13 * project.
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * MA 02111-1307 USA
29 */
30
31#ifndef __CONFIG_H
32#define __CONFIG_H
33
34/*
35 * High Level Configuration Options
36 * (easy to change)
37 */
6d0f6bcf
JCPV
38#define CONFIG_SYS_MEMTEST_START 0x100000
39#define CONFIG_SYS_MEMTEST_END 0x10000000
40#define CONFIG_SYS_HZ 1000
41#define CONFIG_SYS_HZ_CLOCK 1000000 /* Timer 1 is clocked at 1Mhz */
42#define CONFIG_SYS_TIMERBASE 0x13000100
3d3befa7 43
74f4304e 44#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
3d3befa7 45#define CONFIG_SETUP_MEMORY_TAGS 1
74f4304e 46#define CONFIG_MISC_INIT_R 1 /* call misc_init_r during start up */
3d3befa7
WD
47/*
48 * Size of malloc() pool
49 */
6d0f6bcf 50#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
3d3befa7
WD
51
52/*
53 * Hardware drivers
54 */
7194ab80
BW
55#define CONFIG_NET_MULTI
56#define CONFIG_SMC91111
3d3befa7
WD
57#define CONFIG_SMC_USE_32_BIT
58#define CONFIG_SMC91111_BASE 0xC8000000
59#undef CONFIG_SMC91111_EXT_PHY
60
61/*
62 * NS16550 Configuration
63 */
48d0192f 64#define CONFIG_PL011_SERIAL
6705d81e 65#define CONFIG_PL011_CLOCK 14745600
6d0f6bcf 66#define CONFIG_PL01x_PORTS { (void *)CONFIG_SYS_SERIAL0, (void *)CONFIG_SYS_SERIAL1 }
3d3befa7 67#define CONFIG_CONS_INDEX 0
5a95f6fb 68#define CONFIG_BAUDRATE 38400
6d0f6bcf
JCPV
69#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
70#define CONFIG_SYS_SERIAL0 0x16000000
71#define CONFIG_SYS_SERIAL1 0x17000000
3d3befa7 72
1d2c6bc4 73
079a136c
JL
74/*
75 * BOOTP options
76 */
77#define CONFIG_BOOTP_BOOTFILESIZE
78#define CONFIG_BOOTP_BOOTPATH
79#define CONFIG_BOOTP_GATEWAY
80#define CONFIG_BOOTP_HOSTNAME
81
82
5a95f6fb 83/*
1d2c6bc4
JL
84 * Command line configuration.
85 */
86#define CONFIG_CMD_BDI
87#define CONFIG_CMD_DHCP
bdab39d3 88#define CONFIG_CMD_SAVEENV
1d2c6bc4
JL
89#define CONFIG_CMD_FLASH
90#define CONFIG_CMD_IMI
91#define CONFIG_CMD_MEMORY
92#define CONFIG_CMD_NET
93#define CONFIG_CMD_PING
5a95f6fb 94
3d3befa7 95
5a95f6fb 96#if 0
3d3befa7 97#define CONFIG_BOOTDELAY 2
9b880bd4 98#define CONFIG_BOOTARGS "root=/dev/nfs nfsroot=<IP address>:/<exported rootfs> mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0"
3d3befa7 99#define CONFIG_BOOTCOMMAND "bootp ; bootm"
5a95f6fb 100#endif
9b880bd4
WD
101/* The kernel command line & boot command below are for a platform flashed with afu.axf
102
103Image 666 Block 0 End Block 0 address 0x24000000 exec 0x24000000- name u-boot
104Image 667 Block 1 End Block 13 address 0x24040000 exec 0x24040000- name u-linux
105Image 668 Block 14 End Block 33 address 0x24380000 exec 0x24380000- name rootfs
106SIB at Block62 End Block62 address 0x24f80000
3d3befa7 107
74f4304e
WD
108*/
109#define CONFIG_BOOTDELAY 2
9b880bd4
WD
110#define CONFIG_BOOTARGS "root=/dev/mtdblock2 mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0 console=ttyAMA0"
111#define CONFIG_BOOTCOMMAND "cp 0x24080000 0x7fc0 0x100000; bootm"
74f4304e 112
3d3befa7
WD
113/*
114 * Miscellaneous configurable options
115 */
6d0f6bcf
JCPV
116#define CONFIG_SYS_LONGHELP /* undef to save memory */
117#define CONFIG_SYS_PROMPT "Integrator-CP # " /* Monitor Command Prompt */
118#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size*/
3d3befa7 119/* Print Buffer Size */
6d0f6bcf
JCPV
120#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
121#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
122#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size*/
3d3befa7 123
6d0f6bcf 124#define CONFIG_SYS_LOAD_ADDR 0x7fc0 /* default load address */
3d3befa7
WD
125
126/*-----------------------------------------------------------------------
127 * Stack sizes
128 *
129 * The stack sizes are set up in start.S using the settings below
130 */
131#define CONFIG_STACKSIZE (128*1024) /* regular stack */
132#ifdef CONFIG_USE_IRQ
133#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
134#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
135#endif
136
137/*-----------------------------------------------------------------------
138 * Physical Memory Map
139 */
9b880bd4
WD
140#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
141#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
53677ef1 142#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
3d3befa7
WD
143
144/*-----------------------------------------------------------------------
145 * FLASH and environment organization
9b880bd4
WD
146
147 * Top varies according to amount fitted
148 * Reserve top 4 blocks of flash
149 * - ARM Boot Monitor
150 * - Unused
151 * - SIB block
152 * - U-Boot environment
153 *
154 * Base is always 0x24000000
155
3d3befa7 156 */
6d0f6bcf 157#define CONFIG_SYS_FLASH_BASE 0x24000000
46937b27
JCPV
158#define CONFIG_SYS_FLASH_CFI 1
159#define CONFIG_FLASH_CFI_DRIVER 1
6d0f6bcf
JCPV
160#define CONFIG_SYS_MAX_FLASH_SECT 64
161#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
46937b27 162#define PHYS_FLASH_SIZE 0x01000000 /* 16MB */
6d0f6bcf
JCPV
163#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
164#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
3d3befa7 165
6d0f6bcf 166#define CONFIG_SYS_MONITOR_LEN 0x00100000
5a1aceb0 167#define CONFIG_ENV_IS_IN_FLASH 1
9b880bd4
WD
168
169/*
170 * Move up the U-Boot & monitor area if more flash is fitted.
171 * If this U-Boot is to be run on Integrators with varying flash sizes,
7817cb20 172 * drivers/mtd/cfi_flash.c::flash_init() can read the Integrator CP_FLASHPROG
6d0f6bcf
JCPV
173 * register and dynamically assign CONFIG_ENV_ADDR & CONFIG_SYS_MONITOR_BASE
174 * - CONFIG_SYS_MONITOR_BASE is set to indicate that the environment is not
9b880bd4
WD
175 * embedded in the boot monitor(s) area
176 */
177#if ( PHYS_FLASH_SIZE == 0x04000000 )
178
0e8d1586 179#define CONFIG_ENV_ADDR 0x27F00000
6d0f6bcf 180#define CONFIG_SYS_MONITOR_BASE 0x27F40000
9b880bd4
WD
181
182#elif (PHYS_FLASH_SIZE == 0x02000000 )
183
0e8d1586 184#define CONFIG_ENV_ADDR 0x25F00000
6d0f6bcf 185#define CONFIG_SYS_MONITOR_BASE 0x25F40000
9b880bd4
WD
186
187#else
188
0e8d1586 189#define CONFIG_ENV_ADDR 0x24F00000
6d0f6bcf 190#define CONFIG_SYS_MONITOR_BASE 0x27F40000
9b880bd4
WD
191
192#endif
193
0e8d1586
JCPV
194#define CONFIG_ENV_SECT_SIZE 0x40000 /* 256KB */
195#define CONFIG_ENV_SIZE 8192 /* 8KB */
9b880bd4
WD
196/*-----------------------------------------------------------------------
197 * CP control registers
198 */
199#define CPCR_BASE 0xCB000000 /* CP Registers*/
200#define OS_FLASHPROG 0x00000004 /* Flash register*/
201#define CPMASK_EXTRABANK 0x8
202#define CPMASK_FLASHSIZE 0x4
203#define CPMASK_FLWREN 0x2
204#define CPMASK_FLVPPEN 0x1
205
206/*
207 * The ARM boot monitor initializes the board.
208 * However, the default U-Boot code also performs the initialization.
209 * If desired, this can be prevented by defining SKIP_LOWLEVEL_INIT
210 * - see documentation supplied with board for details of how to choose the
211 * image to run at reset/power up
212 * e.g. whether the ARM Boot Monitor runs before U-Boot
5a95f6fb 213
9b880bd4
WD
214#define CONFIG_SKIP_LOWLEVEL_INIT
215
216 */
217
218/*
219 * The ARM boot monitor does not relocate U-Boot.
220 * However, the default U-Boot code performs the relocation check,
221 * and may relocate the code if the memory map is changed.
222 * If necessary this can be prevented by defining SKIP_RELOCATE_UBOOT
223
224#define SKIP_CONFIG_RELOCATE_UBOOT
225
226 */
74f4304e
WD
227/*-----------------------------------------------------------------------
228 * There are various dependencies on the core module (CM) fitted
229 * Users should refer to their CM user guide
230 * - when porting adjust u-boot/Makefile accordingly
9b880bd4
WD
231 * to define the necessary CONFIG_ s for the CM involved
232 * see e.g. cp_926ejs_config
74f4304e
WD
233 */
234
9b880bd4 235#include "armcoremodule.h"
74f4304e 236
9b880bd4
WD
237/*
238 * If CONFIG_SKIP_LOWLEVEL_INIT is not defined &
239 * the core module has a CM_INIT register
240 * then the U-Boot initialisation code will
241 * e.g. ARM Boot Monitor or pre-loader is repeated once
242 * (to re-initialise any existing CM_INIT settings to safe values).
243 *
244 * This is usually not the desired behaviour since the platform
245 * will either reboot into the ARM monitor (or pre-loader)
246 * or continuously cycle thru it without U-Boot running,
247 * depending upon the setting of Integrator/CP switch S2-4.
248 *
249 * However it may be needed if Integrator/CP switch S2-1
250 * is set OFF to boot direct into U-Boot.
251 * In that case comment out the line below.
252#undef CONFIG_CM_INIT
253 */
74f4304e 254
5a95f6fb 255#endif /* __CONFIG_H */