]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/ot1200.h
Move default y configs out of arch/board Kconfig
[people/ms/u-boot.git] / include / configs / ot1200.h
CommitLineData
39d09733
CG
1/*
2 * Copyright (C) 2010-2013 Freescale Semiconductor, Inc.
3 * Copyright (C) 2014 Bachmann electronic GmbH
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11#include "mx6_common.h"
39d09733 12
39d09733
CG
13/* Size of malloc() pool */
14#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
15
16#define CONFIG_BOARD_EARLY_INIT_F
17#define CONFIG_MISC_INIT_R
39d09733
CG
18
19/* FUSE Configs */
20#define CONFIG_CMD_FUSE
21#define CONFIG_MXC_OCOTP
22
23/* UART Configs */
24#define CONFIG_MXC_UART
25#define CONFIG_MXC_UART_BASE UART1_BASE
26
27/* SF Configs */
28#define CONFIG_CMD_SF
29#define CONFIG_SPI
39d09733
CG
30#define CONFIG_SPI_FLASH_STMICRO
31#define CONFIG_SPI_FLASH_WINBOND
32#define CONFIG_SPI_FLASH_MACRONIX
33#define CONFIG_SPI_FLASH_SST
34#define CONFIG_MXC_SPI
35#define CONFIG_SF_DEFAULT_BUS 2
2e3a1f4d 36#define CONFIG_SF_DEFAULT_CS 0
39d09733
CG
37#define CONFIG_SF_DEFAULT_SPEED 25000000
38#define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
39
40/* IO expander */
41#define CONFIG_PCA953X
42#define CONFIG_SYS_I2C_PCA953X_ADDR 0x20
43#define CONFIG_SYS_I2C_PCA953X_WIDTH { {0x20, 16} }
44#define CONFIG_CMD_PCA953X
45#define CONFIG_CMD_PCA953X_INFO
46
47/* I2C Configs */
48#define CONFIG_CMD_I2C
49#define CONFIG_SYS_I2C
50#define CONFIG_SYS_I2C_MXC
f8cb101e 51#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
39d09733
CG
52#define CONFIG_SYS_I2C_SPEED 100000
53
54/* OCOTP Configs */
55#define CONFIG_CMD_IMXOTP
56#define CONFIG_IMX_OTP
57#define IMX_OTP_BASE OCOTP_BASE_ADDR
58#define IMX_OTP_ADDR_MAX 0x7F
59#define IMX_OTP_DATA_ERROR_VAL 0xBADABADA
60#define IMX_OTPWRITE_ENABLED
61
62/* MMC Configs */
39d09733
CG
63#define CONFIG_SYS_FSL_ESDHC_ADDR 0
64#define CONFIG_SYS_FSL_USDHC_NUM 2
65
39c7d5a2
CG
66/* USB Configs */
67#define CONFIG_CMD_USB
7f22307c 68#define CONFIG_USB_STORAGE
39c7d5a2
CG
69#define CONFIG_USB_EHCI
70#define CONFIG_USB_EHCI_MX6
71#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
72#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
73
39d09733
CG
74#ifdef CONFIG_MX6Q
75#define CONFIG_CMD_SATA
76#endif
77
78/*
79 * SATA Configs
80 */
81#ifdef CONFIG_CMD_SATA
82#define CONFIG_DWC_AHSATA
83#define CONFIG_SYS_SATA_MAX_DEVICE 1
84#define CONFIG_DWC_AHSATA_PORT_ID 0
85#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
86#define CONFIG_LBA48
87#define CONFIG_LIBATA
88#endif
89
90
68a3664a
CG
91/* SPL */
92#ifdef CONFIG_SPL
93#include "imx6_spl.h"
94#define CONFIG_SPL_SPI_SUPPORT
95#define CONFIG_SPL_LIBCOMMON_SUPPORT
96#define CONFIG_SPL_SPI_FLASH_SUPPORT
97#define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024)
98#define CONFIG_SPL_SPI_LOAD
99#endif
100
39d09733
CG
101#define CONFIG_CMD_PING
102#define CONFIG_CMD_DHCP
103#define CONFIG_CMD_MII
39d09733
CG
104#define CONFIG_FEC_MXC
105#define CONFIG_MII
106#define IMX_FEC_BASE ENET_BASE_ADDR
107#define CONFIG_FEC_XCV_TYPE MII100
108#define CONFIG_ETHPRIME "FEC"
109#define CONFIG_FEC_MXC_PHYADDR 0x5
110#define CONFIG_PHYLIB
111#define CONFIG_PHY_SMSC
112
fb2589b3
CG
113#ifndef CONFIG_SPL
114#define CONFIG_CMD_EEPROM
115#define CONFIG_ENV_EEPROM_IS_ON_I2C
116#define CONFIG_SYS_I2C_EEPROM_BUS 1
117#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
118#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
119#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
120#define CONFIG_SYS_I2C_MULTI_EEPROMS
121#endif
122
39d09733
CG
123/* Miscellaneous commands */
124#define CONFIG_CMD_BMODE
39d09733 125
39d09733
CG
126#define CONFIG_PREBOOT ""
127
39d09733
CG
128/* Print Buffer Size */
129#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
39d09733
CG
130
131/* Physical Memory Map */
132#define CONFIG_NR_DRAM_BANKS 1
133#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
39d09733
CG
134
135#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
136#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
137#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
138
139#define CONFIG_SYS_INIT_SP_OFFSET \
140 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
141#define CONFIG_SYS_INIT_SP_ADDR \
142 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
143
056845c2 144/* Environment organization */
39d09733
CG
145#define CONFIG_ENV_IS_IN_SPI_FLASH
146#define CONFIG_ENV_SIZE (64 * 1024) /* 64 kb */
147#define CONFIG_ENV_OFFSET (1024 * 1024)
148/* M25P16 has an erase size of 64 KiB */
149#define CONFIG_ENV_SECT_SIZE (64 * 1024)
150#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
151#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
152#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
153#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
154
39d09733
CG
155#define CONFIG_BOOTP_SERVERIP
156#define CONFIG_BOOTP_BOOTFILE
157
158#endif /* __CONFIG_H */