]>
Commit | Line | Data |
---|---|---|
79043d84 AS |
1 | /* |
2 | * Copyright (C) 2014 Samsung Electronics | |
3 | * | |
4 | * Configuration settings for the SAMSUNG/GOOGLE PEACH-PI board. | |
5 | * | |
6 | * SPDX-License-Identifier: GPL-2.0+ | |
7 | */ | |
8 | ||
9 | #ifndef __CONFIG_PEACH_PI_H | |
10 | #define __CONFIG_PEACH_PI_H | |
11 | ||
12 | #define CONFIG_ENV_IS_IN_SPI_FLASH | |
79043d84 AS |
13 | #define CONFIG_ENV_SPI_BASE 0x12D30000 |
14 | #define FLASH_SIZE (0x4 << 20) | |
15 | #define CONFIG_ENV_OFFSET (FLASH_SIZE - CONFIG_BL2_SIZE) | |
43900da8 | 16 | #define CONFIG_SPI_BOOTING |
79043d84 | 17 | |
d7e1f02e SS |
18 | #define MEM_LAYOUT_ENV_SETTINGS \ |
19 | "bootm_size=0x10000000\0" \ | |
20 | "kernel_addr_r=0x22000000\0" \ | |
21 | "fdt_addr_r=0x23000000\0" \ | |
22 | "ramdisk_addr_r=0x23300000\0" \ | |
23 | "scriptaddr=0x30000000\0" \ | |
24 | "pxefile_addr_r=0x31000000\0" | |
25 | ||
79043d84 AS |
26 | #include <configs/exynos5420-common.h> |
27 | #include <configs/exynos5-dt-common.h> | |
28 | ||
29 | #define CONFIG_BOARD_COMMON | |
30 | ||
43900da8 HH |
31 | #define CONFIG_SYS_SDRAM_BASE 0x20000000 |
32 | #define CONFIG_SYS_TEXT_BASE 0x23E00000 | |
33 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_IRAM_TOP - 0x800) | |
34 | ||
79043d84 AS |
35 | /* select serial console configuration */ |
36 | #define CONFIG_SERIAL3 /* use SERIAL 3 */ | |
43900da8 | 37 | #define CONFIG_DEFAULT_CONSOLE "console=ttySAC1,115200n8\0" |
79043d84 AS |
38 | |
39 | #define CONFIG_SYS_PROMPT "Peach-Pi # " | |
40 | #define CONFIG_IDENT_STRING " for Peach-Pi" | |
41 | ||
42 | #define CONFIG_VIDEO_PARADE | |
43 | ||
44 | /* Display */ | |
45 | #define CONFIG_LCD | |
46 | #ifdef CONFIG_LCD | |
47 | #define CONFIG_EXYNOS_FB | |
48 | #define CONFIG_EXYNOS_DP | |
49 | #define LCD_BPP LCD_COLOR16 | |
50 | #endif | |
51 | ||
52 | #define CONFIG_POWER_TPS65090_EC | |
79043d84 AS |
53 | |
54 | #define CONFIG_USB_XHCI | |
55 | #define CONFIG_USB_XHCI_EXYNOS | |
56 | ||
43581c83 AS |
57 | /* DRAM Memory Banks */ |
58 | #define CONFIG_NR_DRAM_BANKS 7 | |
59 | #define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */ | |
60 | ||
79043d84 | 61 | #endif /* __CONFIG_PEACH_PI_H */ |