]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/sunxi-common.h
sunxi: mmc support
[people/ms/u-boot.git] / include / configs / sunxi-common.h
CommitLineData
cba69eee
IC
1/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
16/*
17 * High Level Configuration Options
18 */
19#define CONFIG_SUNXI /* sunxi family */
20
21#include <asm/arch/cpu.h> /* get chip and board defs */
22
23#define CONFIG_SYS_TEXT_BASE 0x4a000000
24
25/*
26 * Display CPU information
27 */
28#define CONFIG_DISPLAY_CPUINFO
29
30/* Serial & console */
31#define CONFIG_SYS_NS16550
32#define CONFIG_SYS_NS16550_SERIAL
33/* ns16550 reg in the low bits of cpu reg */
34#define CONFIG_SYS_NS16550_REG_SIZE -4
35#define CONFIG_SYS_NS16550_CLK 24000000
36#define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
37#define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
38#define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
39#define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
40
41/* DRAM Base */
42#define CONFIG_SYS_SDRAM_BASE 0x40000000
43#define CONFIG_SYS_INIT_RAM_ADDR 0x0
44#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
45
46#define CONFIG_SYS_INIT_SP_OFFSET \
47 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
48#define CONFIG_SYS_INIT_SP_ADDR \
49 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
50
51#define CONFIG_NR_DRAM_BANKS 1
52#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
53#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
54
55#define CONFIG_CMD_MEMORY
56#define CONFIG_CMD_SETEXPR
57
58#define CONFIG_SETUP_MEMORY_TAGS
59#define CONFIG_CMDLINE_TAG
60#define CONFIG_INITRD_TAG
61
e24ea55c
IC
62/* mmc config */
63#define CONFIG_MMC
64#define CONFIG_GENERIC_MMC
65#define CONFIG_CMD_MMC
66#define CONFIG_MMC_SUNXI
67#define CONFIG_MMC_SUNXI_SLOT 0
68#define CONFIG_MMC_SUNXI_USE_DMA
69#define CONFIG_ENV_IS_IN_MMC
70#define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
71
cba69eee
IC
72/* 4MB of malloc() pool */
73#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (4 << 20))
74
75/*
76 * Miscellaneous configurable options
77 */
78#define CONFIG_CMD_ECHO
79#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
80#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
81#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
82#define CONFIG_SYS_GENERIC_BOARD
83
84/* Boot Argument Buffer Size */
85#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
86
87#define CONFIG_SYS_LOAD_ADDR 0x48000000 /* default load address */
88
89/* standalone support */
90#define CONFIG_STANDALONE_LOAD_ADDR 0x48000000
91
92#define CONFIG_SYS_HZ 1000
93
94/* baudrate */
95#define CONFIG_BAUDRATE 115200
96
97/* The stack sizes are set up in start.S using the settings below */
98#define CONFIG_STACKSIZE (256 << 10) /* 256 KiB */
99
100/* FLASH and environment organization */
101
102#define CONFIG_SYS_NO_FLASH
103
104#define CONFIG_SYS_MONITOR_LEN (512 << 10) /* 512 KiB */
105#define CONFIG_IDENT_STRING " Allwinner Technology"
106
e24ea55c 107#define CONFIG_ENV_OFFSET (544 << 10) /* (8 + 24 + 512) KiB */
cba69eee
IC
108#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
109
110#define CONFIG_EXTRA_ENV_SETTINGS \
111 "bootm_size=0x10000000\0"
112
113#define CONFIG_SYS_BOOT_GET_CMDLINE
114
115#include <config_cmd_default.h>
116
117#define CONFIG_FAT_WRITE /* enable write access */
118
119#define CONFIG_SPL_FRAMEWORK
120#define CONFIG_SPL_LIBCOMMON_SUPPORT
121#define CONFIG_SPL_SERIAL_SUPPORT
122#define CONFIG_SPL_LIBGENERIC_SUPPORT
123
124#define CONFIG_SPL
125#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl-fel.lds"
126#define CONFIG_SPL_START_S_PATH "arch/arm/cpu/armv7/sunxi"
127#define CONFIG_SPL_TEXT_BASE 0x2000
128#define CONFIG_SPL_MAX_SIZE 0x4000 /* 16 KiB */
129/* end of 32 KiB in sram */
130#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
131#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
132#define CONFIG_SYS_SPL_MALLOC_START 0x4ff00000
133#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00080000 /* 512 KiB */
134
135#undef CONFIG_CMD_FPGA
136#undef CONFIG_CMD_NET
137#undef CONFIG_CMD_NFS
138
139#define CONFIG_CONS_INDEX 1 /* UART0 */
140
5835823d
IC
141#ifdef CONFIG_SUNXI_GMAC
142#define CONFIG_DESIGNWARE_ETH /* GMAC can use designware driver */
143#define CONFIG_DW_AUTONEG
144#define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
145#define CONFIG_PHY_ADDR 1
146#define CONFIG_MII /* MII PHY management */
147#define CONFIG_PHYLIB
148#endif
149
150#ifdef CONFIG_CMD_NET
151#define CONFIG_CMD_NFS
152#define CONFIG_CMD_DNS
153#define CONFIG_NETCONSOLE
154#define CONFIG_BOOTP_DNS2
155#define CONFIG_BOOTP_SEND_HOSTNAME
156#endif
157
cba69eee
IC
158#if !defined CONFIG_ENV_IS_IN_MMC && \
159 !defined CONFIG_ENV_IS_IN_NAND && \
160 !defined CONFIG_ENV_IS_IN_FAT && \
161 !defined CONFIG_ENV_IS_IN_SPI_FLASH
162#define CONFIG_ENV_IS_NOWHERE
163#endif
164
165#ifndef CONFIG_SPL_BUILD
166#include <config_distro_defaults.h>
167#endif
168
169#endif /* _SUNXI_COMMON_CONFIG_H */