]>
Commit | Line | Data |
---|---|---|
4707fb50 | 1 | /* |
82d9c9ec | 2 | * (C) Copyright 2003-2006 Wolfgang Denk, DENX Software Engineering, |
4707fb50 BS |
3 | * wd@denx.de. |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
4707fb50 BS |
6 | */ |
7 | ||
8 | #ifndef __CONFIG_H | |
9 | #define __CONFIG_H | |
10 | ||
4707fb50 BS |
11 | /* |
12 | * High Level Configuration Options | |
13 | * (easy to change) | |
82d9c9ec | 14 | */ |
82d9c9ec BS |
15 | #define CONFIG_MPC5200 1 /* This is an MPC5200 CPU */ |
16 | #define CONFIG_V38B 1 /* ...on V38B board */ | |
2ae18241 WD |
17 | |
18 | #define CONFIG_SYS_TEXT_BASE 0xFF000000 | |
19 | ||
6d0f6bcf | 20 | #define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ...running at 33.000000MHz */ |
4707fb50 | 21 | |
82d9c9ec BS |
22 | #define CONFIG_RTC_PCF8563 1 /* has PCF8563 RTC */ |
23 | #define CONFIG_MPC5200_DDR 1 /* has DDR SDRAM */ | |
4707fb50 | 24 | |
ce3f1a40 | 25 | #undef CONFIG_HW_WATCHDOG /* don't use watchdog */ |
4707fb50 BS |
26 | |
27 | #define CONFIG_NETCONSOLE 1 | |
28 | ||
82d9c9ec | 29 | #define CONFIG_BOARD_EARLY_INIT_R 1 /* do board-specific init */ |
d8d21e69 | 30 | #define CONFIG_MISC_INIT_R |
4707fb50 | 31 | |
6d0f6bcf | 32 | #define CONFIG_SYS_XLB_PIPELINING 1 /* gives better performance */ |
4707fb50 | 33 | |
31d82672 BB |
34 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ |
35 | ||
4707fb50 BS |
36 | /* |
37 | * Serial console configuration | |
38 | */ | |
82d9c9ec BS |
39 | #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */ |
40 | #define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */ | |
6d0f6bcf | 41 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } |
4707fb50 | 42 | |
4707fb50 BS |
43 | /* |
44 | * DDR | |
45 | */ | |
46 | #define SDRAM_DDR 1 /* is DDR */ | |
47 | /* Settings for XLB = 132 MHz */ | |
48 | #define SDRAM_MODE 0x018D0000 | |
49 | #define SDRAM_EMODE 0x40090000 | |
50 | #define SDRAM_CONTROL 0x704f0f00 | |
51 | #define SDRAM_CONFIG1 0x73722930 | |
52 | #define SDRAM_CONFIG2 0x47770000 | |
53 | #define SDRAM_TAPDELAY 0x10000000 | |
54 | ||
4707fb50 | 55 | /* |
62a3b7dd | 56 | * PCI - no support |
4707fb50 | 57 | */ |
4707fb50 | 58 | |
4707fb50 BS |
59 | /* |
60 | * USB | |
61 | */ | |
62 | #define CONFIG_USB_OHCI | |
82d9c9ec BS |
63 | #define CONFIG_USB_CLOCK 0x0001BBBB |
64 | #define CONFIG_USB_CONFIG 0x00001000 | |
4707fb50 | 65 | |
079a136c JL |
66 | /* |
67 | * BOOTP options | |
68 | */ | |
69 | #define CONFIG_BOOTP_BOOTFILESIZE | |
70 | #define CONFIG_BOOTP_BOOTPATH | |
71 | #define CONFIG_BOOTP_GATEWAY | |
72 | #define CONFIG_BOOTP_HOSTNAME | |
73 | ||
4707fb50 | 74 | /* |
dca3b3d6 | 75 | * Command line configuration. |
4707fb50 | 76 | */ |
dca3b3d6 | 77 | #define CONFIG_CMD_IDE |
dca3b3d6 JL |
78 | #define CONFIG_CMD_DIAG |
79 | #define CONFIG_CMD_IRQ | |
80 | #define CONFIG_CMD_JFFS2 | |
dca3b3d6 JL |
81 | #define CONFIG_CMD_SDRAM |
82 | #define CONFIG_CMD_DATE | |
4707fb50 | 83 | |
dca3b3d6 | 84 | #define CONFIG_TIMESTAMP /* Print image info with timestamp */ |
4707fb50 BS |
85 | |
86 | /* | |
87 | * Boot low with 16 MB Flash | |
88 | */ | |
6d0f6bcf JCPV |
89 | #define CONFIG_SYS_LOWBOOT 1 |
90 | #define CONFIG_SYS_LOWBOOT16 1 | |
4707fb50 BS |
91 | |
92 | /* | |
93 | * Autobooting | |
94 | */ | |
4707fb50 | 95 | |
82d9c9ec | 96 | #define CONFIG_PREBOOT "echo;" \ |
32bf3d14 | 97 | "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \ |
4707fb50 BS |
98 | "echo" |
99 | ||
82d9c9ec | 100 | #undef CONFIG_BOOTARGS |
4707fb50 | 101 | |
fcfed4f2 | 102 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
82d9c9ec BS |
103 | "bootcmd=run net_nfs\0" \ |
104 | "bootdelay=3\0" \ | |
105 | "baudrate=115200\0" \ | |
106 | "preboot=echo;echo Type \"run flash_nfs\" to mount root " \ | |
107 | "filesystem over NFS; echo\0" \ | |
fcfed4f2 | 108 | "netdev=eth0\0" \ |
cce4acbb | 109 | "ramargs=setenv bootargs root=/dev/ram rw wdt=off \0" \ |
fcfed4f2 WD |
110 | "addip=setenv bootargs $(bootargs) " \ |
111 | "ip=$(ipaddr):$(serverip):$(gatewayip):" \ | |
112 | "$(netmask):$(hostname):$(netdev):off panic=1\0" \ | |
113 | "flash_nfs=run nfsargs addip;bootm $(kernel_addr)\0" \ | |
114 | "flash_self=run ramargs addip;bootm $(kernel_addr) " \ | |
115 | "$(ramdisk_addr)\0" \ | |
82d9c9ec | 116 | "net_nfs=tftp 200000 $(bootfile);run nfsargs addip;bootm\0" \ |
fcfed4f2 | 117 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
cce4acbb | 118 | "nfsroot=$(serverip):$(rootpath) wdt=off\0" \ |
82d9c9ec | 119 | "hostname=v38b\0" \ |
48690d80 | 120 | "ethact=FEC\0" \ |
82d9c9ec BS |
121 | "rootpath=/opt/eldk-3.1.1/ppc_6xx\0" \ |
122 | "update=prot off ff000000 ff03ffff; era ff000000 ff03ffff; " \ | |
123 | "cp.b 200000 ff000000 $(filesize);" \ | |
124 | "prot on ff000000 ff03ffff\0" \ | |
125 | "load=tftp 200000 $(u-boot)\0" \ | |
126 | "netmask=255.255.0.0\0" \ | |
127 | "ipaddr=192.168.160.18\0" \ | |
128 | "serverip=192.168.1.1\0" \ | |
82d9c9ec BS |
129 | "bootfile=/tftpboot/v38b/uImage\0" \ |
130 | "u-boot=/tftpboot/v38b/u-boot.bin\0" \ | |
fcfed4f2 | 131 | "" |
4707fb50 BS |
132 | |
133 | #define CONFIG_BOOTCOMMAND "run net_nfs" | |
134 | ||
4707fb50 BS |
135 | /* |
136 | * IPB Bus clocking configuration. | |
137 | */ | |
6d0f6bcf | 138 | #undef CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */ |
82d9c9ec | 139 | |
4707fb50 BS |
140 | /* |
141 | * I2C configuration | |
142 | */ | |
143 | #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ | |
6d0f6bcf JCPV |
144 | #define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #1 or #2 */ |
145 | #define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */ | |
146 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
4707fb50 BS |
147 | |
148 | /* | |
149 | * EEPROM configuration | |
150 | */ | |
6d0f6bcf JCPV |
151 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */ |
152 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
153 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3 | |
154 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 70 | |
4707fb50 BS |
155 | |
156 | /* | |
157 | * RTC configuration | |
158 | */ | |
6d0f6bcf | 159 | #define CONFIG_SYS_I2C_RTC_ADDR 0x51 |
4707fb50 BS |
160 | |
161 | /* | |
162 | * Flash configuration - use CFI driver | |
163 | */ | |
6d0f6bcf | 164 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */ |
00b1883a | 165 | #define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */ |
6d0f6bcf JCPV |
166 | #define CONFIG_SYS_FLASH_CFI_AMD_RESET 1 |
167 | #define CONFIG_SYS_FLASH_BASE 0xFF000000 | |
168 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */ | |
169 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } | |
170 | #define CONFIG_SYS_FLASH_SIZE 0x01000000 /* 16 MiB */ | |
171 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */ | |
172 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* flash write speed-up */ | |
4707fb50 BS |
173 | |
174 | /* | |
175 | * Environment settings | |
176 | */ | |
5a1aceb0 | 177 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 178 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000) |
0e8d1586 JCPV |
179 | #define CONFIG_ENV_SIZE 0x10000 |
180 | #define CONFIG_ENV_SECT_SIZE 0x10000 | |
4707fb50 BS |
181 | #define CONFIG_ENV_OVERWRITE 1 |
182 | ||
183 | /* | |
184 | * Memory map | |
185 | */ | |
6d0f6bcf JCPV |
186 | #define CONFIG_SYS_MBAR 0xF0000000 |
187 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 | |
188 | #define CONFIG_SYS_DEFAULT_MBAR 0x80000000 | |
4707fb50 BS |
189 | |
190 | /* Use SRAM until RAM will be available */ | |
6d0f6bcf | 191 | #define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM |
553f0982 | 192 | #define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE /* Size of used area in DPRAM */ |
4707fb50 | 193 | |
25ddd1fb | 194 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 195 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
4707fb50 | 196 | |
14d0a02a | 197 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
6d0f6bcf JCPV |
198 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
199 | # define CONFIG_SYS_RAMBOOT 1 | |
4707fb50 BS |
200 | #endif |
201 | ||
6d0f6bcf JCPV |
202 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256kB for Monitor */ |
203 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128kB for malloc() */ | |
204 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Linux initial memory map */ | |
4707fb50 BS |
205 | |
206 | /* | |
207 | * Ethernet configuration | |
208 | */ | |
209 | #define CONFIG_MPC5xxx_FEC 1 | |
86321fc1 | 210 | #define CONFIG_MPC5xxx_FEC_MII100 |
4707fb50 | 211 | #define CONFIG_PHY_ADDR 0x00 |
fcfed4f2 | 212 | #define CONFIG_MII 1 |
4707fb50 BS |
213 | |
214 | /* | |
215 | * GPIO configuration | |
216 | */ | |
6d0f6bcf | 217 | #define CONFIG_SYS_GPS_PORT_CONFIG 0x90001404 |
4707fb50 BS |
218 | |
219 | /* | |
220 | * Miscellaneous configurable options | |
221 | */ | |
6d0f6bcf | 222 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
dca3b3d6 | 223 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 224 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
4707fb50 | 225 | #else |
6d0f6bcf | 226 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
4707fb50 | 227 | #endif |
6d0f6bcf JCPV |
228 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
229 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
230 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
4707fb50 | 231 | |
6d0f6bcf JCPV |
232 | #define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */ |
233 | #define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */ | |
4707fb50 | 234 | |
6d0f6bcf | 235 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
4707fb50 | 236 | |
6d0f6bcf | 237 | #define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */ |
dca3b3d6 | 238 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 239 | # define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */ |
dca3b3d6 JL |
240 | #endif |
241 | ||
4707fb50 BS |
242 | /* |
243 | * Various low-level settings | |
244 | */ | |
6d0f6bcf JCPV |
245 | #define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI |
246 | #define CONFIG_SYS_HID0_FINAL HID0_ICE | |
4707fb50 | 247 | |
6d0f6bcf JCPV |
248 | #define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE |
249 | #define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE | |
250 | #define CONFIG_SYS_BOOTCS_CFG 0x00047801 | |
251 | #define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE | |
252 | #define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE | |
4707fb50 | 253 | |
6d0f6bcf JCPV |
254 | #define CONFIG_SYS_CS_BURST 0x00000000 |
255 | #define CONFIG_SYS_CS_DEADCYCLE 0x33333333 | |
4707fb50 | 256 | |
6d0f6bcf | 257 | #define CONFIG_SYS_RESET_ADDRESS 0xff000000 |
4707fb50 | 258 | |
82d9c9ec BS |
259 | /* |
260 | * IDE/ATA (supports IDE harddisk) | |
4707fb50 | 261 | */ |
82d9c9ec BS |
262 | #undef CONFIG_IDE_8xx_PCCARD /* Don't use IDE with PC Card Adapter */ |
263 | #undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */ | |
264 | #undef CONFIG_IDE_LED /* LED for ide not supported */ | |
4707fb50 | 265 | |
82d9c9ec | 266 | #define CONFIG_IDE_RESET /* reset for ide supported */ |
4707fb50 BS |
267 | #define CONFIG_IDE_PREINIT |
268 | ||
6d0f6bcf JCPV |
269 | #define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */ |
270 | #define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ | |
4707fb50 | 271 | |
6d0f6bcf | 272 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 |
4707fb50 | 273 | |
6d0f6bcf | 274 | #define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA |
4707fb50 | 275 | |
6d0f6bcf | 276 | #define CONFIG_SYS_ATA_DATA_OFFSET (0x0060) /* data I/O offset */ |
4707fb50 | 277 | |
6d0f6bcf | 278 | #define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET) /* normal register accesses offset */ |
4707fb50 | 279 | |
6d0f6bcf | 280 | #define CONFIG_SYS_ATA_ALT_OFFSET (0x005C) /* alternate registers offset */ |
4707fb50 | 281 | |
6d0f6bcf | 282 | #define CONFIG_SYS_ATA_STRIDE 4 /* Interval between registers */ |
4707fb50 | 283 | |
82d9c9ec BS |
284 | /* |
285 | * Status LED | |
286 | */ | |
4707fb50 | 287 | |
6d0f6bcf | 288 | #define CONFIG_SYS_LED_BASE MPC5XXX_GPT7_ENABLE /* Timer 7 GPIO */ |
4707fb50 | 289 | #ifndef __ASSEMBLY__ |
4707fb50 BS |
290 | typedef unsigned int led_id_t; |
291 | ||
292 | #define __led_toggle(_msk) \ | |
293 | do { \ | |
6d0f6bcf | 294 | *((volatile long *) (CONFIG_SYS_LED_BASE)) ^= (_msk); \ |
4707fb50 BS |
295 | } while(0) |
296 | ||
297 | #define __led_set(_msk, _st) \ | |
298 | do { \ | |
299 | if ((_st)) \ | |
6d0f6bcf | 300 | *((volatile long *) (CONFIG_SYS_LED_BASE)) &= ~(_msk); \ |
4707fb50 | 301 | else \ |
6d0f6bcf | 302 | *((volatile long *) (CONFIG_SYS_LED_BASE)) |= (_msk); \ |
4707fb50 BS |
303 | } while(0) |
304 | ||
305 | #define __led_init(_msk, st) \ | |
82d9c9ec | 306 | do { \ |
6d0f6bcf | 307 | *((volatile long *) (CONFIG_SYS_LED_BASE)) |= 0x34; \ |
82d9c9ec BS |
308 | } while(0) |
309 | #endif /* __ASSEMBLY__ */ | |
4707fb50 BS |
310 | |
311 | #endif /* __CONFIG_H */ |