]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - include/gdb/sim-d10v.h
Copyright updates for 2007.
[thirdparty/binutils-gdb.git] / include / gdb / sim-d10v.h
CommitLineData
26f59a9e 1/* This file defines the interface between the d10v simulator and gdb.
18c0df9e 2
6aba47ca 3 Copyright 1999, 2002, 2007 Free Software Foundation, Inc.
26f59a9e
MM
4
5This file is part of GDB.
6
7This program is free software; you can redistribute it and/or modify
8it under the terms of the GNU General Public License as published by
9the Free Software Foundation; either version 2 of the License, or
10(at your option) any later version.
11
12This program is distributed in the hope that it will be useful,
13but WITHOUT ANY WARRANTY; without even the implied warranty of
14MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15GNU General Public License for more details.
16
17You should have received a copy of the GNU General Public License
18along with this program; if not, write to the Free Software
19Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
20
21#if !defined (SIM_D10V_H)
22#define SIM_D10V_H
23
24#ifdef __cplusplus
25extern "C" { // }
26#endif
27
28/* GDB interprets addresses as:
29
30 0x00xxxxxx: Physical unified memory segment (Unified memory)
31 0x01xxxxxx: Physical instruction memory segment (On-chip insn memory)
32 0x02xxxxxx: Physical data memory segment (On-chip data memory)
33 0x10xxxxxx: Logical data address segment (DMAP translated memory)
34 0x11xxxxxx: Logical instruction address segment (IMAP translated memory)
35
36 The remote d10v board interprets addresses as:
37
38 0x00xxxxxx: Physical unified memory segment (Unified memory)
39 0x01xxxxxx: Physical instruction memory segment (On-chip insn memory)
40 0x02xxxxxx: Physical data memory segment (On-chip data memory)
41
42 The following translate a virtual DMAP/IMAP offset into a physical
43 memory segment assigning the translated address to PHYS. Since a
44 memory access may cross a page boundrary the number of bytes for
45 which the translation is applicable (or 0 for an invalid virtual
46 offset) is returned. */
47
48enum
49 {
50 SIM_D10V_MEMORY_UNIFIED = 0x00000000,
51 SIM_D10V_MEMORY_INSN = 0x01000000,
52 SIM_D10V_MEMORY_DATA = 0x02000000,
53 SIM_D10V_MEMORY_DMAP = 0x10000000,
54 SIM_D10V_MEMORY_IMAP = 0x11000000
55 };
56
57extern unsigned long sim_d10v_translate_dmap_addr
58 (unsigned long offset,
59 int nr_bytes,
60 unsigned long *phys,
f6684c31
AC
61 void *regcache,
62 unsigned long (*dmap_register) (void *regcache, int reg_nr));
26f59a9e
MM
63
64extern unsigned long sim_d10v_translate_imap_addr
65 (unsigned long offset,
66 int nr_bytes,
67 unsigned long *phys,
f6684c31
AC
68 void *regcache,
69 unsigned long (*imap_register) (void *regcache, int reg_nr));
26f59a9e
MM
70
71extern unsigned long sim_d10v_translate_addr
72 (unsigned long vaddr,
73 int nr_bytes,
74 unsigned long *phys,
f6684c31
AC
75 void *regcache,
76 unsigned long (*dmap_register) (void *regcache, int reg_nr),
77 unsigned long (*imap_register) (void *regcache, int reg_nr));
26f59a9e
MM
78
79
80/* The simulator makes use of the following register information. */
81
18c0df9e
AC
82enum sim_d10v_regs
83{
84 SIM_D10V_R0_REGNUM,
85 SIM_D10V_R1_REGNUM,
86 SIM_D10V_R2_REGNUM,
87 SIM_D10V_R3_REGNUM,
88 SIM_D10V_R4_REGNUM,
89 SIM_D10V_R5_REGNUM,
90 SIM_D10V_R6_REGNUM,
91 SIM_D10V_R7_REGNUM,
92 SIM_D10V_R8_REGNUM,
93 SIM_D10V_R9_REGNUM,
94 SIM_D10V_R10_REGNUM,
95 SIM_D10V_R11_REGNUM,
96 SIM_D10V_R12_REGNUM,
97 SIM_D10V_R13_REGNUM,
98 SIM_D10V_R14_REGNUM,
99 SIM_D10V_R15_REGNUM,
100 SIM_D10V_CR0_REGNUM,
101 SIM_D10V_CR1_REGNUM,
102 SIM_D10V_CR2_REGNUM,
103 SIM_D10V_CR3_REGNUM,
104 SIM_D10V_CR4_REGNUM,
105 SIM_D10V_CR5_REGNUM,
106 SIM_D10V_CR6_REGNUM,
107 SIM_D10V_CR7_REGNUM,
108 SIM_D10V_CR8_REGNUM,
109 SIM_D10V_CR9_REGNUM,
110 SIM_D10V_CR10_REGNUM,
111 SIM_D10V_CR11_REGNUM,
112 SIM_D10V_CR12_REGNUM,
113 SIM_D10V_CR13_REGNUM,
114 SIM_D10V_CR14_REGNUM,
115 SIM_D10V_CR15_REGNUM,
116 SIM_D10V_A0_REGNUM,
117 SIM_D10V_A1_REGNUM,
118 SIM_D10V_SPI_REGNUM,
119 SIM_D10V_SPU_REGNUM,
120 SIM_D10V_IMAP0_REGNUM,
121 SIM_D10V_IMAP1_REGNUM,
122 SIM_D10V_DMAP0_REGNUM,
123 SIM_D10V_DMAP1_REGNUM,
124 SIM_D10V_DMAP2_REGNUM,
125 SIM_D10V_DMAP3_REGNUM,
126 SIM_D10V_TS2_DMAP_REGNUM
127};
128
26f59a9e 129enum
18c0df9e
AC
130{
131 SIM_D10V_NR_R_REGS = 16,
132 SIM_D10V_NR_A_REGS = 2,
133 SIM_D10V_NR_IMAP_REGS = 2,
134 SIM_D10V_NR_DMAP_REGS = 4,
135 SIM_D10V_NR_CR_REGS = 16
136};
26f59a9e
MM
137
138#ifdef __cplusplus
139}
140#endif
141
142#endif