]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/i2c.h
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / include / i2c.h
CommitLineData
1f045217
WD
1/*
2 * (C) Copyright 2001
3 * Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
23 * The original I2C interface was
24 * (C) 2000 by Paolo Scaffardi (arsenio@tin.it)
25 * AIRVENT SAM s.p.a - RIMINI(ITALY)
26 * but has been changed substantially.
27 */
28
29#ifndef _I2C_H_
30#define _I2C_H_
31
32/*
33 * WARNING WARNING WARNING WARNING WARNING WARNING WARNING WARNING
34 *
35 * The implementation MUST NOT use static or global variables if the
36 * I2C routines are used to read SDRAM configuration information
37 * because this is done before the memories are initialized. Limited
38 * use of stack-based variables are OK (the initial stack size is
39 * limited).
40 *
41 * WARNING WARNING WARNING WARNING WARNING WARNING WARNING WARNING
42 */
43
44/*
45 * Configuration items.
46 */
47#define I2C_RXTX_LEN 128 /* maximum tx/rx buffer length */
48
79b2d0bb 49#if defined(CONFIG_I2C_MULTI_BUS)
6d0f6bcf 50#define CONFIG_SYS_MAX_I2C_BUS 2
79b2d0bb
SR
51#define I2C_GET_BUS() i2c_get_bus_num()
52#define I2C_SET_BUS(a) i2c_set_bus_num(a)
53#else
6d0f6bcf 54#define CONFIG_SYS_MAX_I2C_BUS 1
79b2d0bb
SR
55#define I2C_GET_BUS() 0
56#define I2C_SET_BUS(a)
57#endif
58
8c12045a 59/* define the I2C bus number for RTC and DTT if not already done */
6d0f6bcf
JCPV
60#if !defined(CONFIG_SYS_RTC_BUS_NUM)
61#define CONFIG_SYS_RTC_BUS_NUM 0
8c12045a 62#endif
6d0f6bcf
JCPV
63#if !defined(CONFIG_SYS_DTT_BUS_NUM)
64#define CONFIG_SYS_DTT_BUS_NUM 0
8c12045a 65#endif
6d0f6bcf
JCPV
66#if !defined(CONFIG_SYS_SPD_BUS_NUM)
67#define CONFIG_SYS_SPD_BUS_NUM 0
d8a8ea5c 68#endif
8c12045a 69
98aed379
HS
70#ifndef I2C_SOFT_DECLARATIONS
71# if defined(CONFIG_MPC8260)
6d0f6bcf 72# define I2C_SOFT_DECLARATIONS volatile ioport_t *iop = ioport_addr((immap_t *)CONFIG_SYS_IMMR, I2C_PORT);
98aed379 73# elif defined(CONFIG_8xx)
6d0f6bcf 74# define I2C_SOFT_DECLARATIONS volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
98aed379
HS
75# else
76# define I2C_SOFT_DECLARATIONS
77# endif
78#endif
1f045217
WD
79/*
80 * Initialization, must be called once on start up, may be called
81 * repeatedly to change the speed and slave addresses.
82 */
83void i2c_init(int speed, int slaveaddr);
6d0f6bcf 84#ifdef CONFIG_SYS_I2C_INIT_BOARD
06d01dbe
WD
85void i2c_init_board(void);
86#endif
1f045217 87
67b23a32
HS
88#if defined(CONFIG_I2C_MUX)
89
90typedef struct _mux {
91 uchar chip;
92 uchar channel;
93 char *name;
94 struct _mux *next;
95} I2C_MUX;
96
97typedef struct _mux_device {
98 int busid;
99 I2C_MUX *mux; /* List of muxes, to reach the device */
100 struct _mux_device *next;
101} I2C_MUX_DEVICE;
102
103int i2c_mux_add_device(I2C_MUX_DEVICE *dev);
104
105I2C_MUX_DEVICE *i2c_mux_search_device(int id);
106I2C_MUX_DEVICE *i2c_mux_ident_muxstring (uchar *buf);
107int i2x_mux_select_mux(int bus);
108int i2c_mux_ident_muxstring_f (uchar *buf);
109#endif
110
1f045217
WD
111/*
112 * Probe the given I2C chip address. Returns 0 if a chip responded,
113 * not 0 on failure.
114 */
115int i2c_probe(uchar chip);
116
117/*
118 * Read/Write interface:
119 * chip: I2C chip address, range 0..127
120 * addr: Memory (register) address within the chip
121 * alen: Number of bytes to use for addr (typically 1, 2 for larger
122 * memories, 0 for register type devices with only one
123 * register)
124 * buffer: Where to read/write the data
125 * len: How many bytes to read/write
126 *
127 * Returns: 0 on success, not 0 on failure
128 */
129int i2c_read(uchar chip, uint addr, int alen, uchar *buffer, int len);
130int i2c_write(uchar chip, uint addr, int alen, uchar *buffer, int len);
131
132/*
133 * Utility routines to read/write registers.
134 */
135uchar i2c_reg_read (uchar chip, uchar reg);
136void i2c_reg_write(uchar chip, uchar reg, uchar val);
137
bb99ad6d
BW
138/*
139 * Functions for setting the current I2C bus and its speed
140 */
141
142/*
143 * i2c_set_bus_num:
144 *
145 * Change the active I2C bus. Subsequent read/write calls will
146 * go to this one.
147 *
53677ef1 148 * bus - bus index, zero based
bb99ad6d 149 *
53677ef1 150 * Returns: 0 on success, not 0 on failure
bb99ad6d
BW
151 *
152 */
9ca880a2 153int i2c_set_bus_num(unsigned int bus);
bb99ad6d
BW
154
155/*
156 * i2c_get_bus_num:
157 *
158 * Returns index of currently active I2C bus. Zero-based.
159 */
160
9ca880a2 161unsigned int i2c_get_bus_num(void);
bb99ad6d
BW
162
163/*
164 * i2c_set_bus_speed:
165 *
166 * Change the speed of the active I2C bus
167 *
53677ef1 168 * speed - bus speed in Hz
bb99ad6d 169 *
53677ef1 170 * Returns: 0 on success, not 0 on failure
bb99ad6d
BW
171 *
172 */
9ca880a2 173int i2c_set_bus_speed(unsigned int);
bb99ad6d
BW
174
175/*
176 * i2c_get_bus_speed:
177 *
178 * Returns speed of currently active I2C bus in Hz
179 */
180
9ca880a2 181unsigned int i2c_get_bus_speed(void);
bb99ad6d 182
1f045217 183#endif /* _I2C_H_ */