]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - include/opcode/ChangeLog
* hppa-dis.c (print_insn_hppa): Handle 'm', 'h', '='.
[thirdparty/binutils-gdb.git] / include / opcode / ChangeLog
CommitLineData
c36efdd2
JL
1Sun Sep 19 10:40:59 1999 Jeffrey A Law (law@cygnus.com)
2
142f0fe0
JL
3 * hppa.h (pa_opcodes): Handle PA2.0 fcnv, fcmp and ftest insns.
4
f5a68b45
JL
5 * hppa.h (pa_opcodes): Finish support for PA2.0 "b" instructions.
6
8235801e
JL
7 * hppa.h (pa_opcodes): Handle PA2.0 "bve" instructions.
8
35184366
JL
9 * hppa.h (pa_opcodes): Add new syntax "be" instructions.
10
f0bfde5e
JL
11 * hppa.h (pa_opcodes): Note use of 'M' and 'L'.
12
27bbbb58
JL
13 * hppa.h (pa_opcodes): Add support for "b,l".
14
c36efdd2
JL
15 * hppa.h (pa_opcodes): Add support for "b,gate".
16
f2727d04
JL
17Sat Sep 18 11:41:16 1999 Jeffrey A Law (law@cygnus.com)
18
9392fb11
JL
19 * hppa.h (pa_opcodes): Use 'fX' for first register operand
20 in xmpyu.
21
e0c52e99
JL
22 * hppa.h (pa_opcodes): Fix mask for probe and probei.
23
f2727d04
JL
24 * hppa.h (pa_opcodes): Fix mask for depwi.
25
52d836e2
JL
26Tue Sep 7 13:44:25 1999 Jeffrey A Law (law@cygnus.com)
27
28 * hppa.h (pa_opcodes): Add "addil" variant which has the %r1 as
29 an explicit output argument.
30
90765e3a
JL
31Mon Sep 6 04:41:42 1999 Jeffrey A Law (law@cygnus.com)
32
33 * hppa.h: Add strict variants of PA1.0/PA1.1 loads and stores.
34 Add a few PA2.0 loads and store variants.
35
8340b17f
ILT
361999-09-04 Steve Chamberlain <sac@pobox.com>
37
38 * pj.h: New file.
39
5f47d35b
AM
401999-08-29 Alan Modra <alan@spri.levels.unisa.edu.au>
41
42 * i386.h (i386_regtab): Move %st to top of table, and split off
43 other fp reg entries.
44 (i386_float_regtab): To here.
45
1c143202
JL
46Sat Aug 28 00:25:25 1999 Jerry Quinn <jquinn@nortelnetworks.com>
47
7d8fdb64
JL
48 * hppa.h (pa_opcodes): Replace 'f' by 'v'. Prefix float register args
49 by 'f'.
50
90927b9c
JL
51 * hppa.h (pa_opcodes): Add extrd, extrw, depd, depdi, depw, depwi.
52 Add supporting args.
53
1d16bf9c
JL
54 * hppa.h: Document new completers and args.
55 * hppa.h (pa_opcodes): Add 64 bit patterns and pa2.0 syntax for uxor,
56 uaddcm, dcor, addi, add, sub, subi, shladd, rfi, and probe. Add pa2.0
57 extensions for ssm, rsm, pdtlb, pitlb. Add performance instructions
58 pmenb and pmdis.
59
96226a68
JL
60 * hppa.h (pa_opcodes): Add pa2.0 instructions hadd, hshl,
61 hshr, hsub, mixh, mixw, permh.
62
5d4ba527
JL
63 * hppa.h (pa_opcodes): Change completers in instructions to
64 use 'c' prefix.
65
e9fc28c6
JL
66 * hppa.h (pa_opcodes): Add popbts, new forms of bb, havg,
67 hshladd, hshradd, shrpd, and shrpw instructions. Update arg comments.
68
1c143202
JL
69 * hppa.h (pa_opcodes): Change fmpyfadd, fmpynfadd, fneg,
70 fnegabs to use 'I' instead of 'F'.
71
9e525108
AM
721999-08-21 Alan Modra <alan@spri.levels.unisa.edu.au>
73
74 * i386.h: Add AMD athlon instructions, pfnacc, pfpnacc, pswapd.
75 Document pf2iw and pi2fw as athlon insns. Remove pswapw.
76 Alphabetically sort PIII insns.
77
e8da1bf1
DE
78Wed Aug 18 18:14:40 1999 Doug Evans <devans@canuck.cygnus.com>
79
80 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
81
7d627258
JL
82Fri Aug 6 09:46:35 1999 Jerry Quinn <jquinn@nortelnetworks.com>
83
5696871a
JL
84 * hppa.h (pa_opcodes): Add 64 bit versions of or, xor, and,
85 and andcm. Add 32 and 64 bit version of cmpclr, cmpiclr.
86
7d627258
JL
87 * hppa.h: Document 64 bit condition completers.
88
c5e52916
JL
89Thu Aug 5 16:56:07 1999 Jerry Quinn <jquinn@nortelnetworks.com>
90
91 * hppa.h (pa_opcodes): Change condition args to use '?' prefix.
92
eecb386c
AM
931999-08-04 Alan Modra <alan@spri.levels.unisa.edu.au>
94
95 * i386.h (i386_optab): Add DefaultSize modifier to all insns
96 that implicitly modify %esp. #undef d_Suf, x_suf, sld_suf,
97 sldx_suf, bwld_Suf, d_FP, x_FP, sld_FP, sldx_FP at end of table.
98
88a380f3
JL
99Wed Jul 28 02:04:24 1999 Jerry Quinn <jquinn@nortelnetworks.com>
100 Jeff Law <law@cygnus.com>
101
102 * hppa.h (pa_opcodes): Add "pushnom" and "pushbts".
103
104 * hppa.h (pa_opcodes): Mark all PA2.0 opcodes with FLAG_STRICT.
d60e8dca
JL
105
106 * hppa.h (pa_opcodes): Change xmpyu, fmpyfadd,
107 and fmpynfadd to use 'J' and 'K' instead of 'E' and 'X'.
108
145cf1f0
AM
1091999-07-13 Alan Modra <alan@spri.levels.unisa.edu.au>
110
111 * i386.h: Add "undocumented" AMD 3DNow! pf2iw, pi2fw, pswapw insns.
112
73826640
JL
113Thu Jul 1 00:17:24 1999 Jeffrey A Law (law@cygnus.com)
114
115 * hppa.h (struct pa_opcode): Add new field "flags".
116 (FLAGS_STRICT): Define.
117
b65db252
JL
118Fri Jun 25 04:22:04 1999 Jerry Quinn <jquinn@nortelnetworks.com>
119 Jeff Law <law@cygnus.com>
120
f7fc668b
JL
121 * hppa.h (pa_opcodes): Add pa2.0 clrbts instruction.
122
123 * hppa.h (pa_opcodes): Add entries for mfia and mtsarcm instructions.
b65db252 124
10084519
AM
1251999-06-23 Alan Modra <alan@spri.levels.unisa.edu.au>
126
127 * i386.h: Allow `l' suffix on bswap. Allow `w' suffix on arpl,
128 lldt, lmsw, ltr, str, verr, verw. Add FP flag to fcmov*. Add FP
129 flag to fcomi and friends.
130
cd8a80ba
JL
131Fri May 28 15:26:11 1999 Jeffrey A Law (law@cygnus.com)
132
133 * hppa.h (pa_opcodes): Move integer arithmetic instructions after
134 integer logical instructions.
135
1fca749b
ILT
1361999-05-28 Linus Nordberg <linus.nordberg@canit.se>
137
138 * m68k.h: Document new formats `E', `G', `H' and new places `N',
139 `n', `o'.
140
141 * m68k.h: Define mcf5206e, mcf5307, mcf. Document new format `u'
142 and new places `m', `M', `h'.
143
aa008907
JL
144Thu May 27 04:13:54 1999 Joel Sherrill (joel@OARcorp.com
145
146 * hppa.h (pa_opcodes): Add several processor specific system
147 instructions.
148
e26b85f0
JL
149Wed May 26 16:57:44 1999 Jeffrey A Law (law@cygnus.com)
150
151 * hppa.h (pa_opcodes): Add second entry for "comb", "comib",
152 "addb", and "addib" to be used by the disassembler.
153
c608c12e
AM
1541999-05-12 Alan Modra <alan@apri.levels.unisa.edu.au>
155
156 * i386.h (ReverseModrm): Remove all occurences.
157 (InvMem): Add to control/debug/test mov insns, movhlps, movlhps,
158 movmskps, pextrw, pmovmskb, maskmovq.
159 Change NoSuf to FP on all MMX, XMM and AMD insns as these all
160 ignore the data size prefix.
161
162 * i386.h (i386_optab, i386_regtab): Add support for PIII SIMD.
163 Mostly stolen from Doug Ledford <dledford@redhat.com>
164
45c18104
RH
165Sat May 8 23:27:35 1999 Richard Henderson <rth@cygnus.com>
166
167 * ppc.h (PPC_OPCODE_64_BRIDGE): New.
168
252b5132
RH
1691999-04-14 Doug Evans <devans@casey.cygnus.com>
170
171 * cgen.h (CGEN_ATTR): Delete member num_nonbools.
172 (CGEN_ATTR_TYPE): Update.
173 (CGEN_ATTR_MASK): Number booleans starting at 0.
174 (CGEN_ATTR_VALUE): Update.
175 (CGEN_INSN_ATTR): Update.
176
177Mon Apr 12 23:43:27 1999 Jeffrey A Law (law@cygnus.com)
178
179 * hppa.h (fmpyfadd, fmpynfadd, fneg, fnegabs): New PA2.0
180 instructions.
181
182Tue Mar 23 11:24:38 1999 Jeffrey A Law (law@cygnus.com)
183
184 * hppa.h (bb, bvb): Tweak opcode/mask.
185
186
1871999-03-22 Doug Evans <devans@casey.cygnus.com>
188
189 * cgen.h (CGEN_ISA,CGEN_MACH): New typedefs.
190 (struct cgen_cpu_desc): Rename member mach to machs. New member isas.
191 New members word_bitsize,default_insn_bitsize,base_insn-bitsize,
192 min_insn_bitsize,max_insn_bitsize,isa_table,mach_table,rebuild_tables.
193 Delete member max_insn_size.
194 (enum cgen_cpu_open_arg): New enum.
195 (cpu_open): Update prototype.
196 (cpu_open_1): Declare.
197 (cgen_set_cpu): Delete.
198
1991999-03-11 Doug Evans <devans@casey.cygnus.com>
200
201 * cgen.h (CGEN_HW_TABLE): Delete `num_init_entries' member.
202 (CGEN_OPERAND_NIL): New macro.
203 (CGEN_OPERAND): New member `type'.
204 (@arch@_cgen_operand_table): Delete decl.
205 (CGEN_OPERAND_INDEX,CGEN_OPERAND_TYPE,CGEN_OPERAND_ENTRY): Delete.
206 (CGEN_OPERAND_TABLE): New struct.
207 (cgen_operand_lookup_by_name,cgen_operand_lookup_by_num): Declare.
208 (CGEN_OPINST): Pointer to operand table entry replaced with enum.
209 (CGEN_CPU_TABLE): New member `isa'. Change member `operand_table',
210 now a CGEN_OPERAND_TABLE. Add CGEN_CPU_DESC arg to
211 {get,set}_{int,vma}_operand.
212 (@arch@_cgen_cpu_open): New arg `isa'.
213 (cgen_set_cpu): Ditto.
214
215Fri Feb 26 02:36:45 1999 Richard Henderson <rth@cygnus.com>
216
217 * i386.h: Fill in cmov and fcmov alternates. Add fcomi short forms.
218
2191999-02-25 Doug Evans <devans@casey.cygnus.com>
220
221 * cgen.h (enum cgen_asm_type): Add CGEN_ASM_NONE.
222 (CGEN_HW_ENTRY): Delete member `next'. Change type of `type' to
223 enum cgen_hw_type.
224 (CGEN_HW_TABLE): New struct.
225 (hw_table): Delete declaration.
226 (CGEN_OPERAND): Change member hw to hw_type, change type from pointer
227 to table entry to enum.
228 (CGEN_OPINST): Ditto.
229 (CGEN_CPU_TABLE): Change member hw_list to hw_table.
230
231Sat Feb 13 14:13:44 1999 Richard Henderson <rth@cygnus.com>
232
233 * alpha.h (AXP_OPCODE_EV6): New.
234 (AXP_OPCODE_NOPAL): Include it.
235
2361999-02-09 Doug Evans <devans@casey.cygnus.com>
237
238 * cgen.h (CGEN_CPU_DESC): Renamed from CGEN_OPCODE_DESC.
239 All uses updated. New members int_insn_p, max_insn_size,
240 parse_operand,insert_operand,extract_operand,print_operand,
241 sizeof_fields,set_fields_bitsize,get_int_operand,set_int_operand,
242 get_vma_operand,set_vma_operand,parse_handlers,insert_handlers,
243 extract_handlers,print_handlers.
244 (CGEN_ATTR): Change type of num_nonbools to unsigned int.
245 (CGEN_ATTR_BOOL_OFFSET): New macro.
246 (CGEN_ATTR_MASK): Subtract it to compute bit number.
247 (CGEN_ATTR_VALUE): Redo bool/nonbool attr calculation.
248 (cgen_opcode_handler): Renamed from cgen_base.
249 (CGEN_HW_ATTR_VALUE): Renamed from CGEN_HW_ATTR, all uses updated.
250 (CGEN_OPERAND_ATTR_VALUE): Renamed from CGEN_OPERAND_ATTR,
251 all uses updated.
252 (CGEN_OPERAND_INDEX): Rewrite to use table entry, not global.
253 (enum cgen_opinst_type): Renamed from cgen_operand_instance_type.
254 (CGEN_IFLD_ATTR_VALUE): Renamed from CGEN_IFLD_ATTR, all uses updated.
255 (CGEN_OPCODE,CGEN_IBASE): New types.
256 (CGEN_INSN): Rewrite.
257 (CGEN_{ASM,DIS}_HASH*): Delete.
258 (init_opcode_table,init_ibld_table): Declare.
259 (CGEN_INSN_ATTR): New type.
260
261Mon Feb 1 21:09:14 1999 Catherine Moore <clm@cygnus.com>
262
263 * i386.h (d_Suf, x_Suf, sld_Suf, sldx_Suf, bwld_Suf): Define.
264 (x_FP, d_FP, dls_FP, sldx_FP): Define.
265 Change *Suf definitions to include x and d suffixes.
266 (movsx): Use w_Suf and b_Suf.
267 (movzx): Likewise.
268 (movs): Use bwld_Suf.
269 (fld): Change ordering. Use sld_FP.
270 (fild): Add Intel Syntax equivalent of fildq.
271 (fst): Use sld_FP.
272 (fist): Use sld_FP.
273 (fstp): Use sld_FP. Add x_FP version.
274 (fistp): LLongMem version for Intel Syntax.
275 (fcom, fcomp): Use sld_FP.
276 (fadd, fiadd, fsub): Use sld_FP.
277 (fsubr): Use sld_FP.
278 (fmul, fimul, fdvi, fidiv, fdivr): Use sld_FP.
279
2801999-01-27 Doug Evans <devans@casey.cygnus.com>
281
282 * cgen.h (enum cgen_mode): Add CGEN_MODE_TARGET_MAX, CGEN_MODE_INT,
283 CGEN_MODE_UINT.
284
285Sat Jan 16 01:29:25 1999 Jeffrey A Law (law@cygnus.com)
286
287 * hppa.h (bv): Fix mask.
288
2891999-01-05 Doug Evans <devans@casey.cygnus.com>
290
291 * cgen.h (CGEN_ATTR_VALUE_TYPE): New typedef.
292 (CGEN_ATTR): Use it.
293 (CGEN_ATTR_TYPE,CGEN_ATTR_ENTRY): Ditto.
294 (CGEN_ATTR_TABLE): New member dfault.
295
2961998-12-30 Gavin Romig-Koch <gavin@cygnus.com>
297
298 * mips.h (MIPS16_INSN_BRANCH): New.
299
300Wed Dec 9 10:38:48 1998 David Taylor <taylor@texas.cygnus.com>
301
302 The following is part of a change made by Edith Epstein
303 <eepstein@sophia.cygnus.com> as part of a project to merge in
304 changes by HP; HP did not create ChangeLog entries.
305
306 * hppa.h (completer_chars): list of chars to not put a space
307 after.
308
309Sun Dec 6 13:21:34 1998 Ian Lance Taylor <ian@cygnus.com>
310
311 * i386.h (i386_optab): Permit w suffix on processor control and
312 status word instructions.
313
3141998-11-30 Doug Evans <devans@casey.cygnus.com>
315
316 * cgen.h (struct cgen_hw_entry): Delete const on attrs member.
317 (struct cgen_keyword_entry): Ditto.
318 (struct cgen_operand): Ditto.
319 (CGEN_IFLD): New typedef, with associated access macros.
320 (CGEN_IFMT): New typedef, with associated access macros.
321 (CGEN_IFMT): Renamed from CGEN_FORMAT. New member `iflds'.
322 (CGEN_IVALUE): New typedef.
323 (struct cgen_insn): Delete const on syntax,attrs members.
324 `format' now points to format data. Type of `value' is now
325 CGEN_IVALUE.
326 (struct cgen_opcode_table): New member ifld_table.
327
3281998-11-18 Doug Evans <devans@casey.cygnus.com>
329
330 * cgen.h (cgen_extract_fn): Update type of `base_insn' arg.
331 (CGEN_OPERAND_INSTANCE): New member `attrs'.
332 (CGEN_OPERAND_INSTANCE_{ATTRS,ATTR}): New macros.
333 (cgen_dis_lookup_insn): Update type of `base_insn' arg.
334 (cgen_opcode_table): Update type of dis_hash fn.
335 (extract_operand): Update type of `insn_value' arg.
336
337Thu Oct 29 11:38:36 1998 Doug Evans <devans@canuck.cygnus.com>
338
339 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Delete.
340
341Tue Oct 27 08:57:59 1998 Gavin Romig-Koch <gavin@cygnus.com>
342
343 * mips.h (INSN_MULT): Added.
344
345Tue Oct 20 11:31:34 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
346
347 * i386.h (MAX_MNEM_SIZE): Rename from MAX_OPCODE_SIZE.
348
349Mon Oct 19 12:50:00 1998 Doug Evans <devans@seba.cygnus.com>
350
351 * cgen.h (CGEN_INSN_INT): New typedef.
352 (CGEN_INT_INSN_P): Renamed from CGEN_INT_INSN.
353 (CGEN_INSN_BYTES): Renamed from cgen_insn_t.
354 (CGEN_INSN_BYTES_PTR): New typedef.
355 (CGEN_EXTRACT_INFO): New typedef.
356 (cgen_insert_fn,cgen_extract_fn): Update.
357 (cgen_opcode_table): New member `insn_endian'.
358 (assemble_insn,lookup_insn,lookup_get_insn_operands): Update.
359 (insert_operand,extract_operand): Update.
360 (cgen_get_insn_value,cgen_put_insn_value): Add prototypes.
361
362Fri Oct 9 13:38:13 1998 Doug Evans <devans@seba.cygnus.com>
363
364 * cgen.h (CGEN_ATTR_BOOLS): New macro.
365 (struct CGEN_HW_ENTRY): New member `attrs'.
366 (CGEN_HW_ATTR): New macro.
367 (struct CGEN_OPERAND_INSTANCE): New member `name'.
368 (CGEN_INSN_INVALID_P): New macro.
369
370Mon Oct 5 00:21:07 1998 Jeffrey A Law (law@cygnus.com)
371
372 * hppa.h: Add "fid".
373
374Sun Oct 4 21:00:00 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
375
376 From Robert Andrew Dale <rob@nb.net>
377 * i386.h (i386_optab): Add AMD 3DNow! instructions.
378 (AMD_3DNOW_OPCODE): Define.
379
380Tue Sep 22 17:53:47 1998 Nick Clifton <nickc@cygnus.com>
381
382 * d30v.h (EITHER_BUT_PREFER_MU): Define.
383
384Mon Aug 10 14:09:38 1998 Doug Evans <devans@canuck.cygnus.com>
385
386 * cgen.h (cgen_insn): #if 0 out element `cdx'.
387
388Mon Aug 3 12:21:57 1998 Doug Evans <devans@seba.cygnus.com>
389
390 Move all global state data into opcode table struct, and treat
391 opcode table as something that is "opened/closed".
392 * cgen.h (CGEN_OPCODE_DESC): New type.
393 (all fns): New first arg of opcode table descriptor.
394 (cgen_set_parse_operand_fn): Add prototype.
395 (cgen_current_machine,cgen_current_endian): Delete.
396 (CGEN_OPCODE_TABLE): New members mach,endian,operand_table,
397 parse_operand_fn,asm_hash_table,asm_hash_table_entries,
398 dis_hash_table,dis_hash_table_entries.
399 (opcode_open,opcode_close): Add prototypes.
400
401 * cgen.h (cgen_insn): New element `cdx'.
402
403Thu Jul 30 21:44:25 1998 Frank Ch. Eigler <fche@cygnus.com>
404
405 * d30v.h (FLAG_LKR): New flag for "left-kills-right" instructions.
406
407Tue Jul 28 10:59:07 1998 Jeffrey A Law (law@cygnus.com)
408
409 * mn10300.h: Add "no_match_operands" field for instructions.
410 (MN10300_MAX_OPERANDS): Define.
411
412Fri Jul 24 11:44:24 1998 Doug Evans <devans@canuck.cygnus.com>
413
414 * cgen.h (cgen_macro_insn_count): Declare.
415
416Tue Jul 21 13:12:13 1998 Doug Evans <devans@seba.cygnus.com>
417
418 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Define.
419 (cgen_insert_fn,cgen_extract_fn): New arg `pc'.
420 (get_operand,put_operand): Replaced with get_{int,vma}_operand,
421 set_{int,vma}_operand.
422
423Fri Jun 26 11:09:06 1998 Jeffrey A Law (law@cygnus.com)
424
425 * mn10300.h: Add "machine" field for instructions.
426 (MN103, AM30): Define machine types.
427
428Fri Jun 19 16:09:09 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
429
430 * i386.h: Use FP, not sl_Suf, for fxsave and fxrstor.
431
4321998-06-18 Ulrich Drepper <drepper@cygnus.com>
433
434 * i386.h: Add support for fxsave, fxrstor, sysenter and sysexit.
435
436Sat Jun 13 11:31:35 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
437
438 * i386.h (i386_optab): Add general form of aad and aam. Add ud2a
439 and ud2b.
440 (i386_regtab): Allow cr0..7, db0..7, dr0..7, tr0..7, not just
441 those that happen to be implemented on pentiums.
442
443Tue Jun 9 12:16:01 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
444
445 * i386.h: Change occurences of Data16 to Size16, Data32 to Size32,
446 IgnoreDataSize to IgnoreSize. Flag address and data size prefixes
447 with Size16|IgnoreSize or Size32|IgnoreSize.
448
449Mon Jun 8 12:15:52 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
450
451 * i386.h (REPNE): Rename to REPNE_PREFIX_OPCODE.
452 (REPE): Rename to REPE_PREFIX_OPCODE.
453 (i386_regtab_end): Remove.
454 (i386_prefixtab, i386_prefixtab_end): Remove.
455 (i386_optab): Use NULL as sentinel rather than "" to suit rewrite
456 of md_begin.
457 (MAX_OPCODE_SIZE): Define.
458 (i386_optab_end): Remove.
459 (sl_Suf): Define.
460 (sl_FP): Use sl_Suf.
461
462 * i386.h (i386_optab): Allow 16 bit displacement for `mov
463 mem,acc'. Combine 16 and 32 bit forms of various insns. Allow 16
464 bit form of ljmp. Add IsPrefix modifier to prefixes. Add addr32,
465 data32, dword, and adword prefixes.
466 (i386_regtab): Add BaseIndex modifier to valid 16 bit base/index
467 regs.
468
469Fri Jun 5 23:42:43 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
470
471 * i386.h (i386_regtab): Remove BaseIndex modifier from esp.
472
473 * i386.h: Allow `l' suffix on fld, fst, fstp, fcom, fcomp with
474 register operands, because this is a common idiom. Flag them with
475 a warning. Allow illegal faddp, fsubp, fsubrp, fmulp, fdivp,
476 fdivrp because gcc erroneously generates them. Also flag with a
477 warning.
478
479 * i386.h: Add suffix modifiers to most insns, and tighter operand
480 checks in some cases. Fix a number of UnixWare compatibility
481 issues with float insns. Merge some floating point opcodes, using
482 new FloatMF modifier.
483 (WORD_PREFIX_OPCODE): Rename to DATA_PREFIX_OPCODE for
484 consistency.
485
486 * i386.h: Change occurence of ShortformW to W|ShortForm. Add
487 IgnoreDataSize where appropriate.
488
489Wed Jun 3 18:28:45 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
490
491 * i386.h: (one_byte_segment_defaults): Remove.
492 (two_byte_segment_defaults): Remove.
493 (i386_regtab): Add BaseIndex to 32 bit regs reg_type.
494
495Fri May 15 15:59:04 1998 Doug Evans <devans@seba.cygnus.com>
496
497 * cgen.h (cgen_hw_lookup_by_name): Renamed from cgen_hw_lookup.
498 (cgen_hw_lookup_by_num): Declare.
499
500Thu May 7 09:27:58 1998 Frank Ch. Eigler <fche@cygnus.com>
501
502 * mips.h (OP_{SH,MASK}_CODE2): Added "q" operand format for lower
503 ten bits of MIPS ISA1 "break" instruction, and for "sdbbp"
504
505Thu May 7 02:14:08 1998 Doug Evans <devans@charmed.cygnus.com>
506
507 * cgen.h (cgen_asm_init_parse): Delete.
508 (cgen_save_fixups,cgen_restore_fixups,cgen_swap_fixups): Delete.
509 (cgen_asm_record_register,cgen_asm_finish_insn): Delete.
510
511Mon Apr 27 10:13:11 1998 Doug Evans <devans@seba.cygnus.com>
512
513 * cgen.h (CGEN_ATTR_TYPE): Delete `const', moved to uses.
514 (cgen_asm_finish_insn): Update prototype.
515 (cgen_insn): New members num, data.
516 (CGEN_INSN_TABLE): Members asm_hash, asm_hash_table_size,
517 dis_hash, dis_hash_table_size moved to ...
518 (CGEN_OPCODE_TABLE). Here. Renamed from CGEN_OPCODE_DATA.
519 All uses updated. New members asm_hash_p, dis_hash_p.
520 (CGEN_MINSN_EXPANSION): New struct.
521 (cgen_expand_macro_insn): Declare.
522 (cgen_macro_insn_count): Declare.
523 (get_insn_operands): Update prototype.
524 (lookup_get_insn_operands): Declare.
525
526Tue Apr 21 17:11:32 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
527
528 * i386.h (i386_optab): Change iclrKludge and imulKludge to
529 regKludge. Add operands types for string instructions.
530
531Mon Apr 20 14:40:29 1998 Tom Tromey <tromey@cygnus.com>
532
533 * i386.h (X): Renamed from `Z_' to preserve formatting of opcode
534 table.
535
536Sun Apr 19 13:54:06 1998 Tom Tromey <tromey@cygnus.com>
537
538 * i386.h (Z_): Renamed from `_' to avoid clash with common alias
539 for `gettext'.
540
541Fri Apr 3 12:04:48 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
542
543 * i386.h: Remove NoModrm flag from all insns: it's never checked.
544 Add IsString flag to string instructions.
545 (IS_STRING): Don't define.
546 (LOCK_PREFIX_OPCODE, CS_PREFIX_OPCODE, DS_PREFIX_OPCODE): Define.
547 (ES_PREFIX_OPCODE, FS_PREFIX_OPCODE, GS_PREFIX_OPCODE): Define.
548 (SS_PREFIX_OPCODE): Define.
549
550Mon Mar 30 21:31:56 1998 Ian Lance Taylor <ian@cygnus.com>
551
552 * i386.h: Revert March 24 patch; no more LinearAddress.
553
554Mon Mar 30 10:25:54 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
555
556 * i386.h (i386_optab): Remove fwait (9b) from all floating point
557 instructions, and instead add FWait opcode modifier. Add short
558 form of fldenv and fstenv.
559 (FWAIT_OPCODE): Define.
560
561 * i386.h (i386_optab): Change second operand constraint of `mov
562 sreg,reg|mem' instruction from Reg16|Mem to WordReg|WordMem to
563 allow legal instructions such as `movl %gs,%esi'
564
565Fri Mar 27 18:30:52 1998 Ian Lance Taylor <ian@cygnus.com>
566
567 * h8300.h: Various changes to fully bracket initializers.
568
569Tue Mar 24 18:32:47 1998 H.J. Lu <hjl@gnu.org>
570
571 * i386.h: Set LinearAddress for lidt and lgdt.
572
573Mon Mar 2 10:44:07 1998 Doug Evans <devans@seba.cygnus.com>
574
575 * cgen.h (CGEN_BOOL_ATTR): New macro.
576
577Thu Feb 26 15:54:31 1998 Michael Meissner <meissner@cygnus.com>
578
579 * d30v.h (FLAG_DELAY): New flag for delayed branches/jumps.
580
581Mon Feb 23 10:38:21 1998 Doug Evans <devans@seba.cygnus.com>
582
583 * cgen.h (CGEN_CAT3): Delete. Use CONCAT3 now.
584 (cgen_insn): Record syntax and format entries here, rather than
585 separately.
586
587Tue Feb 17 21:42:56 1998 Nick Clifton <nickc@cygnus.com>
588
589 * cgen.h (CGEN_SYNTAX_MAKE_FIELD): New macro.
590
591Tue Feb 17 16:00:56 1998 Doug Evans <devans@seba.cygnus.com>
592
593 * cgen.h (cgen_insert_fn): Change type of result to const char *.
594 (cgen_parse_{signed,unsigned}_integer): Delete min,max arguments.
595 (CGEN_{INSN,KEYWORD,OPERAND}_NBOOL_ATTRS): Renamed from ..._MAX_ATTRS.
596
597Thu Feb 12 18:30:41 1998 Doug Evans <devans@canuck.cygnus.com>
598
599 * cgen.h (lookup_insn): New argument alias_p.
600
601Thu Feb 12 03:41:00 1998 J"orn Rennecke <amylaar@cygnus.co.uk>
602
603Fix rac to accept only a0:
604 * d10v.h (OPERAND_ACC): Split into:
605 (OPERAND_ACC0, OPERAND_ACC1) .
606 (OPERAND_GPR): Define.
607
608Wed Feb 11 17:31:53 1998 Doug Evans <devans@seba.cygnus.com>
609
610 * cgen.h (CGEN_FIELDS): Define here.
611 (CGEN_HW_ENTRY): New member `type'.
612 (hw_list): Delete decl.
613 (enum cgen_mode): Declare.
614 (CGEN_OPERAND): New member `hw'.
615 (enum cgen_operand_instance_type): Declare.
616 (CGEN_OPERAND_INSTANCE): New type.
617 (CGEN_INSN): New member `operands'.
618 (CGEN_OPCODE_DATA): Make hw_list const.
619 (get_insn_operands,lookup_insn): Add prototypes for.
620
621Tue Feb 3 17:11:23 1998 Doug Evans <devans@seba.cygnus.com>
622
623 * cgen.h (CGEN_INSN_MAX_ATTRS): Renamed from CGEN_MAX_INSN_ATTRS.
624 (CGEN_HW_ENTRY): Move `next' entry to end of struct.
625 (CGEN_KEYWORD_MAX_ATTRS): Renamed from CGEN_MAX_KEYWORD_ATTRS.
626 (CGEN_OPERAND_MAX_ATTRS): Renamed from CGEN_MAX_OPERAND_ATTRS.
627
628Mon Feb 2 19:19:15 1998 Ian Lance Taylor <ian@cygnus.com>
629
630 * cgen.h: Correct typo in comment end marker.
631
632Mon Feb 2 17:10:38 1998 Steve Haworth <steve@pm.cse.rmit.EDU.AU>
633
634 * tic30.h: New file.
635
636Thu Jan 22 17:54:56 1998 Nick Clifton <nickc@cygnus.com>
637
638 * cgen.h: Add prototypes for cgen_save_fixups(),
639 cgen_restore_fixups(), and cgen_swap_fixups(). Change prototype
640 of cgen_asm_finish_insn() to return a char *.
641
642Wed Jan 14 17:21:43 1998 Nick Clifton <nickc@cygnus.com>
643
644 * cgen.h: Formatting changes to improve readability.
645
646Mon Jan 12 11:37:36 1998 Doug Evans <devans@seba.cygnus.com>
647
648 * cgen.h (*): Clean up pass over `struct foo' usage.
649 (CGEN_ATTR): Make unsigned char.
650 (CGEN_ATTR_TYPE): Update.
651 (CGEN_ATTR_{ENTRY,TABLE}): New types.
652 (cgen_base): Move member `attrs' to cgen_insn.
653 (CGEN_KEYWORD): New member `null_entry'.
654 (CGEN_{SYNTAX,FORMAT}): New types.
655 (cgen_insn): Format and syntax separated from each other.
656
657Tue Dec 16 15:15:52 1997 Michael Meissner <meissner@cygnus.com>
658
659 * d30v.h (d30v_opcode): Reorder flags somewhat, add new flags for
660 2 word load/store, ADDppp/SUBppp, 16/32 bit multiply. Make
661 flags_{used,set} long.
662 (d30v_operand): Make flags field long.
663
664Mon Dec 1 12:24:44 1997 Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>
665
666 * m68k.h: Fix comment describing operand types.
667
668Sun Nov 23 22:31:27 1997 Michael Meissner <meissner@cygnus.com>
669
670 * d30v.h (SHORT_CMPU): Add case for cmpu instruction, and move
671 everything else after down.
672
673Tue Nov 18 18:45:14 1997 J"orn Rennecke <amylaar@cygnus.co.uk>
674
675 * d10v.h (OPERAND_FLAG): Split into:
676 (OPERAND_FFLAG, OPERAND_CFLAG) .
677
678Thu Nov 13 11:04:24 1997 Gavin Koch <gavin@cygnus.com>
679
680 * mips.h (struct mips_opcode): Changed comments to reflect new
681 field usage.
682
683Fri Oct 24 22:36:20 1997 Ken Raeburn <raeburn@cygnus.com>
684
685 * mips.h: Added to comments a quick-ref list of all assigned
686 operand type characters.
687 (OP_{MASK,SH}_PERFREG): New macros.
688
689Wed Oct 22 17:28:33 1997 Richard Henderson <rth@cygnus.com>
690
691 * sparc.h: Add '_' and '/' for v9a asr's.
692 Patch from David Miller <davem@vger.rutgers.edu>
693
694Tue Oct 14 13:22:29 1997 Jeffrey A Law (law@cygnus.com)
695
696 * h8300.h: Bit ops with absolute addresses not in the 8 bit
697 area are not available in the base model (H8/300).
698
699Thu Sep 25 13:03:41 1997 Ian Lance Taylor <ian@cygnus.com>
700
701 * m68k.h: Remove documentation of ` operand specifier.
702
703Wed Sep 24 19:00:34 1997 Ian Lance Taylor <ian@cygnus.com>
704
705 * m68k.h: Document q and v operand specifiers.
706
707Mon Sep 15 18:28:37 1997 Nick Clifton <nickc@cygnus.com>
708
709 * v850.h (struct v850_opcode): Add processors field.
710 (PROCESSOR_V850, PROCESSOR_ALL): New bit constants.
711 (PROCESSOR_V850E, PROCESSOR_NOT_V850): New bit constants.
712 (PROCESSOR_V850EA): New bit constants.
713
714Mon Sep 15 11:29:43 1997 Ken Raeburn <raeburn@cygnus.com>
715
716 Merge changes from Martin Hunt:
717
718 * d30v.h: Allow up to 64 control registers. Add
719 SHORT_A5S format.
720
721 * d30v.h (LONG_Db): New form for delayed branches.
722
723 * d30v.h: (LONG_Db): New form for repeati.
724
725 * d30v.h (SHORT_D2B): New form.
726
727 * d30v.h (SHORT_A2): New form.
728
729 * d30v.h (OPERAND_2REG): Add new operand to indicate 2
730 registers are used. Needed for VLIW optimization.
731
732Mon Sep 8 14:05:45 1997 Doug Evans <dje@canuck.cygnus.com>
733
734 * cgen.h: Move assembler interface section
735 up so cgen_parse_operand_result is defined for cgen_parse_address.
736 (cgen_parse_address): Update prototype.
737
738Tue Sep 2 15:32:32 1997 Nick Clifton <nickc@cygnus.com>
739
740 * v850.h (V850_OPREAND_ADJUST_SHORT_MEMORY): Removed.
741
742Tue Aug 26 12:21:52 1997 Ian Lance Taylor <ian@cygnus.com>
743
744 * i386.h (two_byte_segment_defaults): Correct base register 5 in
745 modes 1 and 2 to be ss rather than ds. From Gabriel Paubert
746 <paubert@iram.es>.
747
748 * i386.h: Set ud2 to 0x0f0b. From Gabriel Paubert
749 <paubert@iram.es>.
750
751 * i386.h: Comment fixes for ficom[p]?{s,l} from Gabriel Paubert
752 <paubert@iram.es>.
753
754 * i386.h (JUMP_ON_CX_ZERO): Uncomment (define again).
755 (JUMP_ON_ECX_ZERO): Remove commented out macro.
756
757Fri Aug 22 10:38:29 1997 Nick Clifton <nickc@cygnus.com>
758
759 * v850.h (V850_NOT_R0): New flag.
760
761Mon Aug 18 11:05:58 1997 Nick Clifton <nickc@cygnus.com>
762
763 * v850.h (struct v850_opcode): Remove flags field.
764
765Wed Aug 13 18:45:48 1997 Nick Clifton <nickc@cygnus.com>
766
767 * v850.h (struct v850_opcode): Add flags field.
768 (struct v850_operand): Extend meaning of 'bits' and 'shift'
769 fields.
770 (V850E_INSTRUCTION, V850EA_INSTRUCTION): New flags.
771 (V850E_PUSH_POP, V850E_IMMEDIATE16, V850E_IMMEDIATE32): New flags.
772
773Fri Aug 8 16:58:42 1997 Doug Evans <dje@canuck.cygnus.com>
774
775 * arc.h: New file.
776
777Thu Jul 24 21:16:58 1997 Doug Evans <dje@canuck.cygnus.com>
778
779 * sparc.h (sparc_opcodes): Declare as const.
780
781Thu Jul 10 12:53:25 1997 Jeffrey A Law (law@cygnus.com)
782
783 * mips.h (FP_S, FP_D): Define. Bitmasks indicating if an insn
784 uses single or double precision floating point resources.
785 (INSN_NO_ISA, INSN_ISA1): Define.
786 (cpu specific INSN macros): Tweak into bitmasks outside the range
787 of INSN_ISA field.
788
789Mon Jun 16 14:10:00 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
790
791 * i386.h: Fix pand opcode.
792
793Mon Jun 2 11:35:09 1997 Gavin Koch <gavin@cygnus.com>
794
795 * mips.h: Widen INSN_ISA and move it to a more convenient
796 bit position. Add INSN_3900.
797
798Tue May 20 11:25:29 1997 Gavin Koch <gavin@cygnus.com>
799
800 * mips.h (struct mips_opcode): added new field membership.
801
802Mon May 12 16:26:50 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
803
804 * i386.h (movd): only Reg32 is allowed.
805
806 * i386.h: add fcomp and ud2. From Wayne Scott
807 <wscott@ichips.intel.com>.
808
809Mon May 5 17:16:21 1997 Ian Lance Taylor <ian@cygnus.com>
810
811 * i386.h: Add MMX instructions.
812
813Mon May 5 12:45:19 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
814
815 * i386.h: Remove W modifier from conditional move instructions.
816
817Mon Apr 14 14:56:58 1997 Ian Lance Taylor <ian@cygnus.com>
818
819 * i386.h: Change the opcodes for fsubp, fsubrp, fdivp, and fdivrp
820 with no arguments to match that generated by the UnixWare
821 assembler.
822
823Thu Apr 10 14:35:00 1997 Doug Evans <dje@canuck.cygnus.com>
824
825 * cgen.h (<cpu>_cgen_assemble_insn): New arg for errmsg.
826 (cgen_parse_operand_fn): Declare.
827 (cgen_init_parse_operand): Declare.
828 (cgen_parse_operand): Renamed from cgen_asm_parse_operand,
829 new argument `want'.
830 (enum cgen_parse_operand_result): Renamed from cgen_asm_result.
831 (enum cgen_parse_operand_type): New enum.
832
833Sat Apr 5 13:14:05 1997 Ian Lance Taylor <ian@cygnus.com>
834
835 * i386.h: Revert last patch for the NON_BROKEN_OPCODES cases.
836
837Fri Apr 4 11:46:11 1997 Doug Evans <dje@canuck.cygnus.com>
838
839 * cgen.h: New file.
840
841Fri Apr 4 14:02:32 1997 Ian Lance Taylor <ian@cygnus.com>
842
843 * i386.h: Correct opcode values for fsubp, fsubrp, fdivp, and
844 fdivrp.
845
846Tue Mar 25 22:57:26 1997 Stu Grossman (grossman@critters.cygnus.com)
847
848 * v850.h (extract): Make unsigned.
849
850Mon Mar 24 14:38:15 1997 Ian Lance Taylor <ian@cygnus.com>
851
852 * i386.h: Add iclr.
853
854Thu Mar 20 19:49:10 1997 Ian Lance Taylor <ian@cygnus.com>
855
856 * i386.h: Change DW to W for cmpxchg and xadd, since they don't
857 take a direction bit.
858
859Sat Mar 15 19:03:29 1997 H.J. Lu <hjl@lucon.org>
860
861 * sparc.h (sparc_opcode_lookup_arch): Use full prototype.
862
863Fri Mar 14 15:22:01 1997 Ian Lance Taylor <ian@cygnus.com>
864
865 * sparc.h: Include <ansidecl.h>. Update function declarations to
866 use prototypes, and to use const when appropriate.
867
868Thu Mar 6 14:18:30 1997 Jeffrey A Law (law@cygnus.com)
869
870 * mn10300.h (MN10300_OPERAND_RELAX): Define.
871
872Mon Feb 24 15:15:56 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
873
874 * d10v.h: Change pre_defined_registers to
875 d10v_predefined_registers and reg_name_cnt to d10v_reg_name_cnt.
876
877Sat Feb 22 21:25:00 1997 Dawn Perchik <dawn@cygnus.com>
878
879 * mips.h: Add macros for cop0, cop1 cop2 and cop3.
880 Change mips_opcodes from const array to a pointer,
881 and change bfd_mips_num_opcodes from const int to int,
882 so that we can increase the size of the mips opcodes table
883 dynamically.
884
885Fri Feb 21 16:34:18 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
886
887 * d30v.h (FLAG_X): Remove unused flag.
888
889Tue Feb 18 17:37:20 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
890
891 * d30v.h: New file.
892
893Fri Feb 14 13:16:15 1997 Fred Fish <fnf@cygnus.com>
894
895 * tic80.h (PDS_NAME): Macro to access name field of predefined symbols.
896 (PDS_VALUE): Macro to access value field of predefined symbols.
897 (tic80_next_predefined_symbol): Add prototype.
898
899Mon Feb 10 10:32:17 1997 Fred Fish <fnf@cygnus.com>
900
901 * tic80.h (tic80_symbol_to_value): Change prototype to match
902 change in function, added class parameter.
903
904Thu Feb 6 17:30:15 1997 Fred Fish <fnf@cygnus.com>
905
906 * tic80.h (TIC80_OPERAND_ENDMASK): Add for flagging TIc80
907 endmask fields, which are somewhat weird in that 0 and 32 are
908 treated exactly the same.
909
910Thu Jan 30 13:46:18 1997 Fred Fish <fnf@cygnus.com>
911
912 * tic80.h: Change all the OPERAND defines to use the form (1 << X)
913 rather than a constant that is 2**X. Reorder them to put bits for
914 operands that have symbolic names in the upper bits, so they can
915 be packed into an int where the lower bits contain the value that
916 corresponds to that symbolic name.
917 (predefined_symbo): Add struct.
918 (tic80_predefined_symbols): Declare array of translations.
919 (tic80_num_predefined_symbols): Declare size of that array.
920 (tic80_value_to_symbol): Declare function.
921 (tic80_symbol_to_value): Declare function.
922
923Wed Jan 29 09:37:25 1997 Jeffrey A Law (law@cygnus.com)
924
925 * mn10200.h (MN10200_OPERAND_RELAX): Define.
926
927Sat Jan 18 15:18:59 1997 Fred Fish <fnf@cygnus.com>
928
929 * tic80.h (TIC80_NO_R0_DEST): Add for opcodes where r0 cannot
930 be the destination register.
931
932Thu Jan 16 20:48:55 1997 Fred Fish <fnf@cygnus.com>
933
934 * tic80.h (struct tic80_opcode): Change "format" field to "flags".
935 (FMT_UNUSED, FMT_SI, FMT_LI, FMT_REG): Delete.
936 (TIC80_VECTOR): Define a flag bit for the flags. This one means
937 that the opcode can have two vector instructions in a single
938 32 bit word and we have to encode/decode both.
939
940Tue Jan 14 19:37:09 1997 Fred Fish <fnf@cygnus.com>
941
942 * tic80.h (TIC80_OPERAND_PCREL): Renamed from
943 TIC80_OPERAND_RELATIVE for PC relative.
944 (TIC80_OPERAND_BASEREL): New flag bit for register
945 base relative.
946
947Mon Jan 13 15:56:38 1997 Fred Fish <fnf@cygnus.com>
948
949 * tic80.h (TIC80_OPERAND_FLOAT): Add for floating point operands.
950
951Mon Jan 6 10:51:15 1997 Fred Fish <fnf@cygnus.com>
952
953 * tic80.h (TIC80_OPERAND_SCALED): Operand may have optional
954 ":s" modifier for scaling.
955
956Sun Jan 5 12:12:19 1997 Fred Fish <fnf@cygnus.com>
957
958 * tic80.h (TIC80_OPERAND_M_SI): Add operand modifier for ":m".
959 (TIC80_OPERAND_M_LI): Ditto
960
961Sat Jan 4 19:02:44 1997 Fred Fish <fnf@cygnus.com>
962
963 * tic80.h (TIC80_OPERAND_BITNUM): Renamed from TIC80_OPERAND_CC_SZ.
964 (TIC80_OPERAND_CC): New define for condition code operand.
965 (TIC80_OPERAND_CR): New define for control register operand.
966
967Fri Jan 3 16:22:23 1997 Fred Fish <fnf@cygnus.com>
968
969 * tic80.h (struct tic80_opcode): Name changed.
970 (struct tic80_opcode): Remove format field.
971 (struct tic80_operand): Add insertion and extraction functions.
972 (TIC80_OPERAND_*): Remove old bogus values, start adding new
973 correct ones.
974 (FMT_*): Ditto.
975
976Tue Dec 31 15:05:41 1996 Michael Meissner <meissner@tiktok.cygnus.com>
977
978 * v850.h (V850_OPERAND_ADJUST_SHORT_MEMORY): New flag to adjust
979 type IV instruction offsets.
980
981Fri Dec 27 22:23:10 1996 Fred Fish <fnf@cygnus.com>
982
983 * tic80.h: New file.
984
985Wed Dec 18 10:06:31 1996 Jeffrey A Law (law@cygnus.com)
986
987 * mn10200.h (MN10200_OPERAND_NOCHECK): Define.
988
989Sat Dec 14 10:48:31 1996 Fred Fish <fnf@ninemoons.com>
990
991 * mn10200.h: Fix comment, mn10200_operand not powerpc_operand.
992 * mn10300.h: Fix comment, mn10300_operand not powerpc_operand.
993 * v850.h: Fix comment, v850_operand not powerpc_operand.
994
995Mon Dec 9 16:45:39 1996 Jeffrey A Law (law@cygnus.com)
996
997 * mn10200.h: Flesh out structures and definitions needed by
998 the mn10200 assembler & disassembler.
999
1000Tue Nov 26 10:46:56 1996 Ian Lance Taylor <ian@cygnus.com>
1001
1002 * mips.h: Add mips16 definitions.
1003
1004Mon Nov 25 17:56:54 1996 J.T. Conklin <jtc@cygnus.com>
1005
1006 * m68k.h: Document new <, >, m, n, o and p operand specifiers.
1007
1008Wed Nov 20 10:59:41 1996 Jeffrey A Law (law@cygnus.com)
1009
1010 * mn10300.h (MN10300_OPERAND_PCREL): Define.
1011 (MN10300_OPERAND_MEMADDR): Define.
1012
1013Tue Nov 19 13:30:40 1996 Jeffrey A Law (law@cygnus.com)
1014
1015 * mn10300.h (MN10300_OPERAND_REG_LIST): Define.
1016
1017Wed Nov 6 13:41:08 1996 Jeffrey A Law (law@cygnus.com)
1018
1019 * mn10300.h (MN10300_OPERAND_SPLIT): Define.
1020
1021Tue Nov 5 13:26:12 1996 Jeffrey A Law (law@cygnus.com)
1022
1023 * mn10300.h (MN10300_OPERAND_EXTENDED): Define.
1024
1025Mon Nov 4 12:52:48 1996 Jeffrey A Law (law@cygnus.com)
1026
1027 * mn10300.h (MN10300_OPERAND_REPEATED): Define.
1028
1029Fri Nov 1 10:31:02 1996 Richard Henderson <rth@tamu.edu>
1030
1031 * alpha.h: Don't include "bfd.h"; private relocation types are now
1032 negative to minimize problems with shared libraries. Organize
1033 instruction subsets by AMASK extensions and PALcode
1034 implementation.
1035 (struct alpha_operand): Move flags slot for better packing.
1036
1037Tue Oct 29 12:19:10 1996 Jeffrey A Law (law@cygnus.com)
1038
1039 * v850.h (V850_OPERAND_RELAX): New operand flag.
1040
1041Thu Oct 10 14:29:11 1996 Jeffrey A Law (law@cygnus.com)
1042
1043 * mn10300.h (FMT_*): Move operand format definitions
1044 here.
1045
1046Tue Oct 8 14:48:07 1996 Jeffrey A Law (law@cygnus.com)
1047
1048 * mn10300.h (MN10300_OPERAND_PAREN): Define.
1049
1050Mon Oct 7 16:52:11 1996 Jeffrey A Law (law@cygnus.com)
1051
1052 * mn10300.h (mn10300_opcode): Add "format" field.
1053 (MN10300_OPERAND_*): Define.
1054
1055Thu Oct 3 10:33:46 1996 Jeffrey A Law (law@cygnus.com)
1056
1057 * mn10x00.h: Delete.
1058 * mn10200.h, mn10300.h: New files.
1059
1060Wed Oct 2 21:31:26 1996 Jeffrey A Law (law@cygnus.com)
1061
1062 * mn10x00.h: New file.
1063
1064Fri Sep 27 18:26:46 1996 Stu Grossman (grossman@critters.cygnus.com)
1065
1066 * v850.h: Add new flag to indicate this instruction uses a PC
1067 displacement.
1068
1069Fri Sep 13 14:58:13 1996 Jeffrey A Law (law@cygnus.com)
1070
1071 * h8300.h (stmac): Add missing instruction.
1072
1073Sat Aug 31 16:02:03 1996 Jeffrey A Law (law@cygnus.com)
1074
1075 * v850.h (v850_opcode): Remove "size" field. Add "memop"
1076 field.
1077
1078Fri Aug 23 10:39:08 1996 Jeffrey A Law (law@cygnus.com)
1079
1080 * v850.h (V850_OPERAND_EP): Define.
1081
1082 * v850.h (v850_opcode): Add size field.
1083
1084Thu Aug 22 16:51:25 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1085
1086 * v850.h (v850_operands): Add insert and extract fields, pointers
1087 to functions used to handle unusual operand encoding.
1088 (V850_OPERAND_REG, V850_OPERAND_SRG, V850_OPERAND_CC,
1089 V850_OPERAND_SIGNED): Defined.
1090
1091Wed Aug 21 17:45:10 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1092
1093 * v850.h (v850_operands): Add flags field.
1094 (OPERAND_REG, OPERAND_NUM): Defined.
1095
1096Tue Aug 20 14:52:02 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1097
1098 * v850.h: New file.
1099
1100Fri Aug 16 14:44:15 1996 James G. Smith <jsmith@cygnus.co.uk>
1101
1102 * mips.h (OP_SH_LOCC, OP_SH_HICC, OP_MASK_CC, OP_SH_COP1NORM,
1103 OP_MASK_COP1NORM, OP_SH_COP1SPEC, OP_MASK_COP1SPEC,
1104 OP_MASK_COP1SCLR, OP_MASK_COP1CMP, OP_SH_COP1CMP, OP_SH_FORMAT,
1105 OP_MASK_FORMAT, OP_SH_TRUE, OP_MASK_TRUE, OP_SH_GE, OP_MASK_GE,
1106 OP_SH_UNSIGNED, OP_MASK_UNSIGNED, OP_SH_HINT, OP_MASK_HINT):
1107 Defined.
1108
1109Fri Aug 16 00:15:15 1996 Jeffrey A Law (law@cygnus.com)
1110
1111 * hppa.h (pitlb, pitlbe, iitlba, iitlbp, fic, fice): Accept
1112 a 3 bit space id instead of a 2 bit space id.
1113
1114Thu Aug 15 13:11:46 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1115
1116 * d10v.h: Add some additional defines to support the
1117 assembler in determining which operations can be done in parallel.
1118
1119Tue Aug 6 11:13:22 1996 Jeffrey A Law (law@cygnus.com)
1120
1121 * h8300.h (SN): Define.
1122 (eepmov.b): Renamed from "eepmov"
1123 (nop, bpt, rte, rts, sleep, clrmac): These have no size associated
1124 with them.
1125
1126Fri Jul 26 11:47:10 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1127
1128 * d10v.h (OPERAND_SHIFT): New operand flag.
1129
1130Thu Jul 25 12:06:22 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1131
1132 * d10v.h: Changes for divs, parallel-only instructions, and
1133 signed numbers.
1134
1135Mon Jul 22 11:21:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1136
1137 * d10v.h (pd_reg): Define. Putting the definition here allows
1138 the assembler and disassembler to share the same struct.
1139
1140Mon Jul 22 12:15:25 1996 Ian Lance Taylor <ian@cygnus.com>
1141
1142 * i960.h (i960_opcodes): "halt" takes an argument. From Stephen
1143 Williams <steve@icarus.com>.
1144
1145Wed Jul 17 14:46:38 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1146
1147 * d10v.h: New file.
1148
1149Thu Jul 11 12:09:15 1996 Jeffrey A Law (law@cygnus.com)
1150
1151 * h8300.h (band, bclr): Force high bit of immediate nibble to zero.
1152
1153Wed Jul 3 14:30:12 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1154
1155 * m68k.h (mcf5200): New macro.
1156 Document names of coldfire control registers.
1157
1158Tue Jul 2 23:05:45 1996 Jeffrey A Law (law@cygnus.com)
1159
1160 * h8300.h (SRC_IN_DST): Define.
1161
1162 * h8300.h (UNOP3): Mark the register operand in this insn
1163 as a source operand, not a destination operand.
1164 (SHIFT_2, SHIFT_IMM): Remove. Eliminate all references.
1165 (UNOP3): Change SHIFT_IMM to IMM for H8/S bitops. Mark
1166 register operand with SRC_IN_DST.
1167
1168Fri Jun 21 13:52:17 1996 Richard Henderson <rth@tamu.edu>
1169
1170 * alpha.h: New file.
1171
1172Thu Jun 20 15:02:57 1996 Ian Lance Taylor <ian@cygnus.com>
1173
1174 * rs6k.h: Remove obsolete file.
1175
1176Wed Jun 19 15:29:38 1996 Ian Lance Taylor <ian@cygnus.com>
1177
1178 * i386.h: Correct opcode values for faddp, fsubp, fsubrp, fmulp,
1179 fdivp, and fdivrp. Add ffreep.
1180
1181Tue Jun 18 16:06:00 1996 Jeffrey A. Law <law@rtl.cygnus.com>
1182
1183 * h8300.h: Reorder various #defines for readability.
1184 (ABS32SRC, ABS32DST, DSP32LIST, ABS32LIST, A32LIST): Define.
1185 (BITOP): Accept additional (unused) argument. All callers changed.
1186 (EBITOP): Likewise.
1187 (O_LAST): Bump.
1188 (ldc, stc, movb, movw, movl): Use 32bit offsets and absolutes.
1189
1190 * h8300.h (EXR, SHIFT_2, MACREG, SHIFT_IMM, RDINC): Define.
1191 (O_TAS, O_CLRMAC, O_LDMAC, O_MAC, O_LDM, O_STM): Define.
1192 (BITOP, EBITOP): Handle new H8/S addressing modes for
1193 bit insns.
1194 (UNOP3): Handle new shift/rotate insns on the H8/S.
1195 (insns using exr): New instructions.
1196 (tas, mac, ldmac, clrmac, ldm, stm): New instructions.
1197
1198Thu May 23 16:56:48 1996 Jeffrey A Law (law@cygnus.com)
1199
1200 * h8300.h (add.l): Undo Apr 5th change. The manual I had
1201 was incorrect.
1202
1203Mon May 6 23:38:22 1996 Jeffrey A Law (law@cygnus.com)
1204
1205 * h8300.h (START): Remove.
1206 (MEMRELAX): Define. Mark absolute memory operands in mov.b, mov.w
1207 and mov.l insns that can be relaxed.
1208
1209Tue Apr 30 18:30:58 1996 Ian Lance Taylor <ian@cygnus.com>
1210
1211 * i386.h: Remove Abs32 from lcall.
1212
1213Mon Apr 22 17:09:23 1996 Doug Evans <dje@blues.cygnus.com>
1214
1215 * sparc.h (SPARC_OPCODE_ARCH_V9_P): New macro.
1216 (SLCPOP): New macro.
1217 Mark X,Y opcode letters as in use.
1218
1219Thu Apr 11 17:28:18 1996 Ian Lance Taylor <ian@cygnus.com>
1220
1221 * sparc.h (F_FLOAT, F_FBR): Define.
1222
1223Fri Apr 5 16:55:34 1996 Jeffrey A Law (law@cygnus.com)
1224
1225 * h8300.h (ABS8MEM): Renamed from ABSMOV. Remove ABSMOV
1226 from all insns.
1227 (ABS8SRC,ABS8DST): Add ABS8MEM.
1228 (add.l): Fix reg+reg variant.
1229 (eepmov.w): Renamed from eepmovw.
1230 (ldc,stc): Fix many cases.
1231
1232Sun Mar 31 13:30:03 1996 Doug Evans <dje@canuck.cygnus.com>
1233
1234 * sparc.h (SPARC_OPCODE_ARCH_MASK): New macro.
1235
1236Thu Mar 7 15:08:23 1996 Doug Evans <dje@charmed.cygnus.com>
1237
1238 * sparc.h (O): Mark operand letter as in use.
1239
1240Tue Feb 20 20:46:21 1996 Doug Evans <dje@charmed.cygnus.com>
1241
1242 * sparc.h (sparc_{encode,decode}_sparclet_cpreg): Declare.
1243 Mark operand letters uU as in use.
1244
1245Mon Feb 19 01:59:08 1996 Doug Evans <dje@charmed.cygnus.com>
1246
1247 * sparc.h (sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_SPARCLET.
1248 (sparc_opcode_arch): Delete member `conflicts'. Add `supported'.
1249 (SPARC_OPCODE_SUPPORTED): New macro.
1250 (SPARC_OPCODE_CONFLICT_P): Rewrite.
1251 (F_NOTV9): Delete.
1252
1253Fri Feb 16 12:23:34 1996 Jeffrey A Law (law@cygnus.com)
1254
1255 * sparc.h (sparc_opcode_lookup_arch) Make return type in
1256 declaration consistent with return type in definition.
1257
1258Wed Feb 14 18:14:11 1996 Alan Modra <alan@spri.levels.unisa.edu.au>
1259
1260 * i386.h (i386_optab): Remove Data32 from pushf and popf.
1261
1262Thu Feb 8 14:27:21 1996 James Carlson <carlson@xylogics.com>
1263
1264 * i386.h (i386_regtab): Add 80486 test registers.
1265
1266Mon Feb 5 18:35:46 1996 Ian Lance Taylor <ian@cygnus.com>
1267
1268 * i960.h (I_HX): Define.
1269 (i960_opcodes): Add HX instruction.
1270
1271Mon Jan 29 12:43:39 1996 Ken Raeburn <raeburn@cygnus.com>
1272
1273 * i386.h: Fix waiting forms of finit, fstenv, fsave, fstsw, fstcw,
1274 and fclex.
1275
1276Wed Jan 24 22:36:59 1996 Doug Evans <dje@charmed.cygnus.com>
1277
1278 * sparc.h (enum sparc_opcode_arch_val): Replaces sparc_architecture.
1279 (SPARC_OPCODE_CONFLICT_P): Renamed from ARCHITECTURES_CONFLICT_P.
1280 (bfd_* defines): Delete.
1281 (sparc_opcode_archs): Replaces architecture_pname.
1282 (sparc_opcode_lookup_arch): Declare.
1283 (NUMOPCODES): Delete.
1284
1285Mon Jan 22 08:24:32 1996 Doug Evans <dje@charmed.cygnus.com>
1286
1287 * sparc.h (enum sparc_architecture): Add v9a.
1288 (ARCHITECTURES_CONFLICT_P): Update.
1289
1290Thu Dec 28 13:27:53 1995 John Hassey <hassey@rtp.dg.com>
1291
1292 * i386.h: Added Pentium Pro instructions.
1293
1294Thu Nov 2 22:59:22 1995 Ian Lance Taylor <ian@cygnus.com>
1295
1296 * m68k.h: Document new 'W' operand place.
1297
1298Tue Oct 24 10:49:10 1995 Jeffrey A Law (law@cygnus.com)
1299
1300 * hppa.h: Add lci and syncdma instructions.
1301
1302Mon Oct 23 11:09:16 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
1303
1304 * mips.h: Added INSN_4100 flag to mark NEC VR4100 specific
1305 instructions.
1306
1307Mon Oct 16 10:28:15 1995 Michael Meissner <meissner@tiktok.cygnus.com>
1308
1309 * ppc.h (PPC_OPCODE_{COMMON,ANY}): New opcode flags for
1310 assembler's -mcom and -many switches.
1311
1312Wed Oct 11 16:56:33 1995 Ken Raeburn <raeburn@cygnus.com>
1313
1314 * i386.h: Fix cmpxchg8b extension opcode description.
1315
1316Thu Oct 5 18:03:36 1995 Ken Raeburn <raeburn@cygnus.com>
1317
1318 * i386.h: Add Pentium instructions wrmsr, rdtsc, rdmsr, cmpxchg8b,
1319 and register cr4.
1320
1321Tue Sep 19 15:26:43 1995 Ian Lance Taylor <ian@cygnus.com>
1322
1323 * m68k.h: Change comment: split type P into types 0, 1 and 2.
1324
1325Wed Aug 30 13:50:55 1995 Doug Evans <dje@canuck.cygnus.com>
1326
1327 * sparc.h (sparc_{encode,decode}_prefetch): Declare.
1328
1329Tue Aug 29 15:34:58 1995 Doug Evans <dje@canuck.cygnus.com>
1330
1331 * sparc.h (sparc_{encode,decode}_{asi,membar}): Declare.
1332
1333Wed Aug 2 18:32:19 1995 Ian Lance Taylor <ian@cygnus.com>
1334
1335 * m68kmri.h: Remove.
1336
1337 * m68k.h: Move tables into opcodes/m68k-opc.c, leaving just the
1338 declarations. Remove F_ALIAS and flag field of struct
1339 m68k_opcode. Change arch field of struct m68k_opcode to unsigned
1340 int. Make name and args fields of struct m68k_opcode const.
1341
1342Wed Aug 2 08:16:46 1995 Doug Evans <dje@canuck.cygnus.com>
1343
1344 * sparc.h (F_NOTV9): Define.
1345
1346Tue Jul 11 14:20:42 1995 Jeff Spiegel <jeffs@lsil.com>
1347
1348 * mips.h (INSN_4010): Define.
1349
1350Wed Jun 21 18:49:51 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1351
1352 * m68k.h (TBL1): Reverse sense of "round" argument in result.
1353
1354 Changes from Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>:
1355 * m68k.h: Fix argument descriptions of coprocessor
1356 instructions to allow only alterable operands where appropriate.
1357 [!NO_DEFAULT_SIZES]: An omitted size defaults to `w'.
1358 (m68k_opcode_aliases): Add more aliases.
1359
1360Fri Apr 14 22:15:34 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1361
1362 * m68k.h: Added explcitly short-sized conditional branches, and a
1363 bunch of aliases (fmov*, ftest*, tdivul) to support gcc's
1364 svr4-based configurations.
1365
1366Mon Mar 13 21:30:01 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1367
1368 Mon Feb 27 08:36:39 1995 Bryan Ford <baford@cs.utah.edu>
1369 * i386.h: added missing Data16/Data32 flags to a few instructions.
1370
1371Wed Mar 8 15:19:53 1995 Ian Lance Taylor <ian@cygnus.com>
1372
1373 * mips.h (OP_MASK_FR, OP_SH_FR): Define.
1374 (OP_MASK_BCC, OP_SH_BCC): Define.
1375 (OP_MASK_PREFX, OP_SH_PREFX): Define.
1376 (OP_MASK_CCC, OP_SH_CCC): Define.
1377 (INSN_READ_FPR_R): Define.
1378 (INSN_RFE): Delete.
1379
1380Wed Mar 8 03:13:23 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1381
1382 * m68k.h (enum m68k_architecture): Deleted.
1383 (struct m68k_opcode_alias): New type.
1384 (m68k_opcodes): Now const. Deleted opcode aliases with exactly
1385 matching constraints, values and flags. As a side effect of this,
1386 the MOTOROLA_SYNTAX_ONLY and MIT_SYNTAX_ONLY macros, which so far
1387 as I know were never used, now may need re-examining.
1388 (numopcodes): Now const.
1389 (m68k_opcode_aliases, numaliases): New variables.
1390 (endop): Deleted.
1391 [DONT_DEFINE_TABLE]: Declare numopcodes, numaliases, and
1392 m68k_opcode_aliases; update declaration of m68k_opcodes.
1393
1394Mon Mar 6 10:02:00 1995 Jeff Law (law@snake.cs.utah.edu)
1395
1396 * hppa.h (delay_type): Delete unused enumeration.
1397 (pa_opcode): Replace unused delayed field with an architecture
1398 field.
1399 (pa_opcodes): Mark each instruction as either PA1.0 or PA1.1.
1400
1401Fri Mar 3 16:10:24 1995 Ian Lance Taylor <ian@cygnus.com>
1402
1403 * mips.h (INSN_ISA4): Define.
1404
1405Fri Feb 24 19:13:37 1995 Ian Lance Taylor <ian@cygnus.com>
1406
1407 * mips.h (M_DLA_AB, M_DLI): Define.
1408
1409Thu Feb 23 17:33:09 1995 Jeff Law (law@snake.cs.utah.edu)
1410
1411 * hppa.h (fstwx): Fix single-bit error.
1412
1413Wed Feb 15 12:19:52 1995 Ian Lance Taylor <ian@cygnus.com>
1414
1415 * mips.h (M_ULD, M_ULD_A, M_USD, M_USD_A): Define.
1416
1417Mon Feb 6 10:35:23 1995 J.T. Conklin <jtc@rtl.cygnus.com>
1418
1419 * i386.h: added cpuid instruction , and dr[0-7] aliases for the
1420 debug registers. From Charles Hannum (mycroft@netbsd.org).
1421
1422Mon Feb 6 03:31:54 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1423
1424 Changes from Bryan Ford <baford@schirf.cs.utah.edu> for 16-bit
1425 i386 support:
1426 * i386.h (MOV_AX_DISP32): New macro.
1427 (i386_optab): Added Data16 and Data32 as needed. Added "w" forms
1428 of several call/return instructions.
1429 (ADDR_PREFIX_OPCODE): New macro.
1430
1431Mon Jan 23 16:45:43 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1432
1433 Sat Jan 21 17:50:38 1995 Pat Rankin (rankin@eql.caltech.edu)
1434
1435 * ../include/opcode/vax.h (struct vot_wot, field `args'): make
1436 it pointer to const char;
1437 (struct vot, field `name'): ditto.
1438
1439Thu Jan 19 14:47:53 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1440
1441 * vax.h: Supply and properly group all values in end sentinel.
1442
1443Tue Jan 17 10:55:30 1995 Ian Lance Taylor <ian@sanguine.cygnus.com>
1444
1445 * mips.h (INSN_ISA, INSN_4650): Define.
1446
1447Wed Oct 19 13:34:17 1994 Ian Lance Taylor <ian@sanguine.cygnus.com>
1448
1449 * a29k.h: Add operand type 'I' for `inv' and `iretinv'. On
1450 systems with a separate instruction and data cache, such as the
1451 29040, these instructions take an optional argument.
1452
1453Wed Sep 14 17:44:20 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1454
1455 * mips.h (INSN_STORE_MEMORY): Correct value to not conflict with
1456 INSN_TRAP.
1457
1458Tue Sep 6 11:39:08 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1459
1460 * mips.h (INSN_STORE_MEMORY): Define.
1461
1462Thu Jul 28 19:28:07 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1463
1464 * sparc.h: Document new operand type 'x'.
1465
1466Tue Jul 26 17:48:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1467
1468 * i960.h (I_CX2): New instruction category. It includes
1469 instructions available on Cx and Jx processors.
1470 (I_JX): New instruction category, for JX-only instructions.
1471 (i960_opcodes): Put eshro and sysctl in I_CX2 category. Added
1472 Jx-only instructions, in I_JX category.
1473
1474Wed Jul 13 18:43:47 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1475
1476 * ns32k.h (endop): Made pointer const too.
1477
1478Sun Jul 10 11:01:09 1994 Ian Dall (dall@hfrd.dsto.gov.au)
1479
1480 * ns32k.h: Drop Q operand type as there is no correct use
1481 for it. Add I and Z operand types which allow better checking.
1482
1483Thu Jul 7 12:34:48 1994 Steve Chamberlain (sac@jonny.cygnus.com)
1484
1485 * h8300.h (xor.l) :fix bit pattern.
1486 (L_2): New size of operand.
1487 (trapa): Use it.
1488
1489Fri Jun 10 16:38:11 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1490
1491 * m68k.h: Move "trap" before "tpcc" to change disassembly.
1492
1493Fri Jun 3 15:57:36 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1494
1495 * sparc.h: Include v9 definitions.
1496
1497Thu Jun 2 12:23:17 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1498
1499 * m68k.h (m68060): Defined.
1500 (m68040up, mfloat, mmmu): Include it.
1501 (struct m68k_opcode): Widen `arch' field.
1502 (m68k_opcodes): Updated for M68060. Removed comments that were
1503 instructions commented out by "JF" years ago.
1504
1505Thu Apr 28 18:31:14 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1506
1507 * m68k.h (struct m68k_opcode): Shorten `arch' field to 8 bits, and
1508 add a one-bit `flags' field.
1509 (F_ALIAS): New macro.
1510
1511Wed Apr 27 11:29:52 1994 Steve Chamberlain (sac@cygnus.com)
1512
1513 * h8300.h (dec, inc): Get encoding right.
1514
1515Mon Apr 4 13:12:43 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1516
1517 * ppc.h (struct powerpc_operand): Removed signedp field; just use
1518 a flag instead.
1519 (PPC_OPERAND_SIGNED): Define.
1520 (PPC_OPERAND_SIGNOPT): Define.
1521
1522Thu Mar 31 19:34:08 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1523
1524 * i386.h (IS_JUMP_ON_ECX_ZERO, "jcxz" pattern): Operand size
1525 prefix is 0x66, not 0x67. Patch from H.J. Lu (hlu@nynexst.com).
1526
1527Thu Mar 3 15:51:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1528
1529 * i386.h: Reverse last change. It'll be handled in gas instead.
1530
1531Thu Feb 24 15:29:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1532
1533 * i386.h (sar): Disabled the two-operand Imm1 form, since it was
1534 slower on the 486 and used the implicit shift count despite the
1535 explicit operand. The one-operand form is still available to get
1536 the shorter form with the implicit shift count.
1537
1538Thu Feb 17 12:27:52 1994 Torbjorn Granlund (tege@mexican.cygnus.com)
1539
1540 * hppa.h: Fix typo in fstws arg string.
1541
1542Wed Feb 9 21:23:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1543
1544 * ppc.h (struct powerpc_opcode): Make operands field unsigned.
1545
1546Mon Feb 7 19:14:58 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1547
1548 * ppc.h (PPC_OPCODE_601): Define.
1549
1550Fri Feb 4 23:43:50 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1551
1552 * hppa.h (addb): Use '@' for addb and addib pseudo ops.
1553 (so we can determine valid completers for both addb and addb[tf].)
1554
1555 * hppa.h (xmpyu): No floating point format specifier for the
1556 xmpyu instruction.
1557
1558Fri Feb 4 23:36:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1559
1560 * ppc.h (PPC_OPERAND_NEXT): Define.
1561 (PPC_OPERAND_NEGATIVE): Change value to make room for above.
1562 (struct powerpc_macro): Define.
1563 (powerpc_macros, powerpc_num_macros): Declare.
1564
1565Fri Jan 21 19:13:50 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1566
1567 * ppc.h: New file. Header file for PowerPC opcode table.
1568
1569Mon Jan 17 00:14:23 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1570
1571 * hppa.h: More minor template fixes for sfu and copr (to allow
1572 for easier disassembly).
1573
1574 * hppa.h: Fix templates for all the sfu and copr instructions.
1575
1576Wed Dec 15 15:12:42 1993 Ken Raeburn (raeburn@cujo.cygnus.com)
1577
1578 * i386.h (push): Permit Imm16 operand too.
1579
1580Sat Dec 11 16:14:06 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1581
1582 * h8300.h (andc): Exists in base arch.
1583
1584Wed Dec 1 12:15:32 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1585
1586 * From Hisashi MINAMINO <minamino@sramhc.sra.co.jp>
1587 * hppa.h: #undef NONE to avoid conflict with hiux include files.
1588
1589Sun Nov 21 22:06:57 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1590
1591 * hppa.h: Add FP quadword store instructions.
1592
1593Wed Nov 17 17:13:16 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1594
1595 * mips.h: (M_J_A): Added.
1596 (M_LA): Removed.
1597
1598Mon Nov 8 12:12:47 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1599
1600 * mips.h (OP_MASK_CACHE, OP_SH_CACHE): Define. From Ted Lemon
1601 <mellon@pepper.ncd.com>.
1602
1603Sun Nov 7 00:30:11 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1604
1605 * hppa.h: Immediate field in probei instructions is unsigned,
1606 not low-sign extended.
1607
1608Wed Nov 3 10:30:00 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1609
1610 * m88k.h (RRI10MASK): Change from 0xfc00ffe0 to 0xfc00fc00.
1611
1612Tue Nov 2 12:41:30 1993 Ken Raeburn (raeburn@rover.cygnus.com)
1613
1614 * i386.h: Add "fxch" without operand.
1615
1616Mon Nov 1 18:13:03 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1617
1618 * mips.h (M_JAL_1, M_JAL_2, M_JAL_A): Added.
1619
1620Sat Oct 2 22:26:11 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1621
1622 * hppa.h: Add gfw and gfr to the opcode table.
1623
1624Wed Sep 29 16:23:00 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1625
1626 * m88k.h: extended to handle m88110.
1627
1628Tue Sep 28 19:19:08 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1629
1630 * hppa.h (be, ble): Use operand type 'z' to denote absolute branch
1631 addresses.
1632
1633Tue Sep 14 14:04:35 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1634
1635 * i960.h (i960_opcodes): Properly bracket initializers.
1636
1637Mon Sep 13 12:50:52 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1638
1639 * m88k.h (BOFLAG): rewrite to avoid nested comment.
1640
1641Mon Sep 13 15:46:06 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1642
1643 * m68k.h (two): Protect second argument with parentheses.
1644
1645Fri Sep 10 16:29:47 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1646
1647 * i386.h (i386_optab): Added new instruction "rsm" (for i386sl).
1648 Deleted old in/out instructions in "#if 0" section.
1649
1650Thu Sep 9 17:42:19 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1651
1652 * i386.h (i386_optab): Properly bracket initializers.
1653
1654Wed Aug 25 13:50:56 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1655
1656 * hppa.h (pa_opcode): Use '|' for movb and movib insns. (From
1657 Jeff Law, law@cs.utah.edu).
1658
1659Mon Aug 23 16:55:03 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1660
1661 * i386.h (lcall): Accept Imm32 operand also.
1662
1663Mon Aug 23 12:43:11 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1664
1665 * mips.h (M_ABSU): Removed (absolute value of unsigned number??).
1666 (M_DABS): Added.
1667
1668Thu Aug 19 15:08:37 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1669
1670 * mips.h (INSN_*): Changed values. Removed unused definitions.
1671 Added INSN_COND_BRANCH_LIKELY, INSN_ISA2 and INSN_ISA3. Split
1672 INSN_LOAD_DELAY into INSN_LOAD_MEMORY_DELAY and
1673 INSN_LOAD_COPROC_DELAY. Split INSN_COPROC_DELAY into
1674 INSN_COPROC_MOVE_DELAY and INSN_COPROC_MEMORY_DELAY.
1675 (M_*): Added new values for r6000 and r4000 macros.
1676 (ANY_DELAY): Removed.
1677
1678Wed Aug 18 15:37:48 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1679
1680 * mips.h: Added M_LI_S and M_LI_SS.
1681
1682Tue Aug 17 07:08:08 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1683
1684 * h8300.h: Get some rare mov.bs correct.
1685
1686Thu Aug 5 09:15:17 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1687
1688 * sparc.h: Don't define const ourself; rely on ansidecl.h having
1689 been included.
1690
1691Fri Jul 30 18:41:11 1993 John Gilmore (gnu@cygnus.com)
1692
1693 * sparc.h (F_JSR, F_UNBR, F_CONDBR): Add new flags to mark
1694 jump instructions, for use in disassemblers.
1695
1696Thu Jul 22 07:25:27 1993 Ian Lance Taylor (ian@cygnus.com)
1697
1698 * m88k.h: Make bitfields just unsigned, not unsigned long or
1699 unsigned short.
1700
1701Wed Jul 21 11:55:31 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1702
1703 * hppa.h: New argument type 'y'. Use in various float instructions.
1704
1705Mon Jul 19 17:17:03 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1706
1707 * hppa.h (break): First immediate field is unsigned.
1708
1709 * hppa.h: Add rfir instruction.
1710
1711Sun Jul 18 16:28:08 1993 Jim Kingdon (kingdon@rtl.cygnus.com)
1712
1713 * mips.h: Split the actual table out into ../../opcodes/mips-opc.c.
1714
1715Fri Jul 16 09:59:29 1993 Ian Lance Taylor (ian@cygnus.com)
1716
1717 * mips.h: Reworked the hazard information somewhat, and fixed some
1718 bugs in the instruction hazard descriptions.
1719
1720Thu Jul 15 12:42:01 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1721
1722 * m88k.h: Corrected a couple of opcodes.
1723
1724Tue Jul 6 15:17:35 1993 Ian Lance Taylor (ian@cygnus.com)
1725
1726 * mips.h: Replaced with version from Ralph Campbell and OSF. The
1727 new version includes instruction hazard information, but is
1728 otherwise reasonably similar.
1729
1730Thu Jul 1 20:36:17 1993 Doug Evans (dje@canuck.cygnus.com)
1731
1732 * h8300.h: Fix typo in UNOP3 (affected sh[al][lr].l).
1733
1734Fri Jun 11 18:38:44 1993 Ken Raeburn (raeburn@cygnus.com)
1735
1736 Patches from Jeff Law, law@cs.utah.edu:
1737 * hppa.h: Clean up some of the OLD_TABLE, non-OLD_TABLE braindamage.
1738 Make the tables be the same for the following instructions:
1739 "bb", "addb[tf]", "addib[tf]", "add", "add[loc]", "addco",
1740 "sh[123]add", "sh[123]add[lo]", "sub", "sub[obt]", "sub[bt]o",
1741 "ds", "comclr", "addi", "addi[ot]", "addito", "subi", "subio",
1742 "comiclr", "fadd", "fsub", "fmpy", "fdiv", "fsqrt", "fabs",
1743 "frnd", "fcpy", "fcnvff", "fcnvxf", "fcnvfx", "fcnvfxt",
1744 "fcmp", and "ftest".
1745
1746 * hppa.h: Make new and old tables the same for "break", "mtctl",
1747 "mfctl", "bb", "ssm", "rsm", "xmpyu", "fmpyadd", "fmpysub".
1748 Fix typo in last patch. Collapse several #ifdefs into a
1749 single #ifdef.
1750
1751 * hppa.h: Delete remaining OLD_TABLE code. Bring some
1752 of the comments up-to-date.
1753
1754 * hppa.h: Update "free list" of letters and update
1755 comments describing each letter's function.
1756
1757Fri Jun 4 15:41:37 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1758
1759 * h8300.h: checkpoint, includes H8/300-H opcodes.
1760
1761Thu Jun 3 15:42:59 1993 Stu Grossman (grossman@cygnus.com)
1762
1763 * Patches from Jeffrey Law <law@cs.utah.edu>.
1764 * hppa.h: Rework single precision FP
1765 instructions so that they correctly disassemble code
1766 PA1.1 code.
1767
1768Thu May 27 19:21:22 1993 Bruce Bauman (boot@osf.org)
1769
1770 * i386.h (i386_optab, mov pattern): Remove Mem16 restriction from
1771 mov to allow instructions like mov ss,xyz(ecx) to assemble.
1772
1773Tue May 25 00:39:40 1993 Ken Raeburn (raeburn@cygnus.com)
1774
1775 * hppa.h: Use new version from Utah if OLD_TABLE isn't defined;
1776 gdb will define it for now.
1777
1778Mon May 24 15:20:06 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1779
1780 * sparc.h: Don't end enumerator list with comma.
1781
1782Fri May 14 15:15:50 1993 Ian Lance Taylor (ian@cygnus.com)
1783
1784 * Based on patches from davidj@ICSI.Berkeley.EDU (David Johnson):
1785 * mips.h (OP_MASK_COPZ, OP_SH_COPZ): Define.
1786 ("bc2t"): Correct typo.
1787 ("[ls]wc[023]"): Use T rather than t.
1788 ("c[0123]"): Define general coprocessor instructions.
1789
1790Mon May 10 06:02:25 1993 Ken Raeburn (raeburn@kr-pc.cygnus.com)
1791
1792 * m68k.h: Move split point for gcc compilation more towards
1793 middle.
1794
1795Fri Apr 9 13:26:16 1993 Jim Kingdon (kingdon@cygnus.com)
1796
1797 * rs6k.h: Clean up instructions for primary opcode 19 (many were
1798 simply wrong, ics, rfi, & rfsvc were missing).
1799 Add "a" to opr_ext for "bb". Doc fix.
1800
1801Thu Mar 18 13:45:31 1993 Per Bothner (bothner@rtl.cygnus.com)
1802
1803 * i386.h: 486 extensions from John Hassey (hassey@dg-rtp.dg.com).
1804 * mips.h: Add casts, to suppress warnings about shifting too much.
1805 * m68k.h: Document the placement code '9'.
1806
1807Thu Feb 18 02:03:14 1993 John Gilmore (gnu@cygnus.com)
1808
1809 * m68k.h (BREAK_UP_BIG_DECL, AND_OTHER_PART): Add kludge which
1810 allows callers to break up the large initialized struct full of
1811 opcodes into two half-sized ones. This permits GCC to compile
1812 this module, since it takes exponential space for initializers.
1813 (numopcodes, endop): Revise to use AND_OTHER_PART in size calcs.
1814
1815Thu Feb 4 02:06:56 1993 John Gilmore (gnu@cygnus.com)
1816
1817 * a29k.h: Remove RCS crud, update GPL to v2, update copyrights.
1818 * convex.h: Added, from GDB's convx-opcode.h. Added CONST to all
1819 initialized structs in it.
1820
1821Thu Jan 28 21:32:22 1993 John Gilmore (gnu@cygnus.com)
1822
1823 Delta 88 changes inspired by Carl Greco, <cgreco@Creighton.Edu>:
1824 * m88k.h (PMEM): Avoid previous definition from <sys/param.h>.
1825 (AND): Change to AND_ to avoid ansidecl.h `AND' conflict.
1826
1827Sat Jan 23 18:10:49 PST 1993 Ralph Campbell (ralphc@pyramid.com)
1828
1829 * mips.h: document "i" and "j" operands correctly.
1830
1831Thu Jan 7 15:58:13 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1832
1833 * mips.h: Removed endianness dependency.
1834
1835Sun Jan 3 14:13:35 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1836
1837 * h8300.h: include info on number of cycles per instruction.
1838
1839Mon Dec 21 21:29:08 1992 Stu Grossman (grossman at cygnus.com)
1840
1841 * hppa.h: Move handy aliases to the front. Fix masks for extract
1842 and deposit instructions.
1843
1844Sat Dec 12 16:09:48 1992 Ian Lance Taylor (ian@cygnus.com)
1845
1846 * i386.h: accept shld and shrd both with and without the shift
1847 count argument, which is always %cl.
1848
1849Fri Nov 27 17:13:18 1992 Ken Raeburn (raeburn at cygnus.com)
1850
1851 * i386.h (i386_optab_end, i386_regtab_end): Now const.
1852 (one_byte_segment_defaults, two_byte_segment_defaults,
1853 i386_prefixtab_end): Ditto.
1854
1855Mon Nov 23 10:47:25 1992 Ken Raeburn (raeburn@cygnus.com)
1856
1857 * vax.h (bb*): Use "v" (bitfield type), not "a" (address operand)
1858 for operand 2; from John Carr, jfc@dsg.dec.com.
1859
1860Wed Nov 4 07:36:49 1992 Ken Raeburn (raeburn@cygnus.com)
1861
1862 * m68k.h: Define FIXED_SIZE_BRANCH, so bsr and bra instructions
1863 always use 16-bit offsets. Makes calculated-size jump tables
1864 feasible.
1865
1866Fri Oct 16 22:52:43 1992 Ken Raeburn (raeburn@cygnus.com)
1867
1868 * i386.h: Fix one-operand forms of in* and out* patterns.
1869
1870Tue Sep 22 14:08:14 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1871
1872 * m68k.h: Added CPU32 support.
1873
1874Tue Sep 22 00:38:41 1992 John Gilmore (gnu@cygnus.com)
1875
1876 * mips.h (break): Disassemble the argument. Patch from
1877 jonathan@cs.stanford.edu (Jonathan Stone).
1878
1879Wed Sep 9 11:25:28 1992 Ian Lance Taylor (ian@cygnus.com)
1880
1881 * m68k.h: merged Motorola and MIT syntax.
1882
1883Thu Sep 3 09:33:22 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1884
1885 * m68k.h (pmove): make the tests less strict, the 68k book is
1886 wrong.
1887
1888Tue Aug 25 23:25:19 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1889
1890 * m68k.h (m68ec030): Defined as alias for 68030.
1891 (m68k_opcodes): New type characters "3" for 68030 MMU regs and "t"
1892 for immediate 0-7 added. Set up some opcodes (ptest, bkpt) to use
1893 them. Tightened description of "fmovex" to distinguish it from
1894 some "pmove" encodings. Added "pmove" for 68030 MMU regs, cleaned
1895 up descriptions that claimed versions were available for chips not
1896 supporting them. Added "pmovefd".
1897
1898Mon Aug 24 12:04:51 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1899
1900 * m68k.h: fix where the . goes in divull
1901
1902Wed Aug 19 11:22:24 1992 Ian Lance Taylor (ian@cygnus.com)
1903
1904 * m68k.h: the cas2 instruction is supposed to be written with
1905 indirection on the last two operands, which can be either data or
1906 address registers. Added a new operand type 'r' which accepts
1907 either register type. Added new cases for cas2l and cas2w which
1908 use them. Corrected masks for cas2 which failed to recognize use
1909 of address register.
1910
1911Fri Aug 14 14:20:38 1992 Per Bothner (bothner@cygnus.com)
1912
1913 * m68k.h: Merged in patches (mostly m68040-specific) from
1914 Colin Smith <colin@wrs.com>.
1915
1916 * m68k.h: Merged m68kmri.h and m68k.h (using the former as a
1917 base). Also cleaned up duplicates, re-ordered instructions for
1918 the sake of dis-assembling (so aliases come after standard names).
1919 * m68kmri.h: Now just defines some macros, and #includes m68k.h.
1920
1921Wed Aug 12 16:38:15 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1922
1923 * m68kmri.h: added various opcodes. Moved jbxx to bxxes. Filled in
1924 all missing .s
1925
1926Mon Aug 10 23:22:33 1992 Ken Raeburn (raeburn@cygnus.com)
1927
1928 * sparc.h: Moved tables to BFD library.
1929
1930 * i386.h (i386_optab): Add fildq, fistpq aliases used by gcc.
1931
1932Sun Jun 28 13:29:03 1992 Fred Fish (fnf@cygnus.com)
1933
1934 * h8300.h: Finish filling in all the holes in the opcode table,
1935 so that the Lucid C compiler can digest this as well...
1936
1937Fri Jun 26 21:27:17 1992 John Gilmore (gnu at cygnus.com)
1938
1939 * i386.h: Add setc, setnc, addr16, data16, repz, repnz aliases.
1940 Fix opcodes on various sizes of fild/fist instructions
1941 (16bit=no suffix, 32bit="l" suffix, 64bit="ll" suffix).
1942 Use tabs to indent for comments. Fixes suggested by Minh Tran-Le.
1943
1944Thu Jun 25 16:13:26 1992 Stu Grossman (grossman at cygnus.com)
1945
1946 * h8300.h: Fill in all the holes in the opcode table so that the
1947 losing HPUX C compiler can digest this...
1948
1949Thu Jun 11 12:15:25 1992 John Gilmore (gnu at cygnus.com)
1950
1951 * mips.h: Fix decoding of coprocessor instructions, somewhat.
1952 (Fix by Eric Anderson, 3jean@maas-neotek.arc.nasa.gov.)
1953
1954Thu May 28 11:17:44 1992 Jim Wilson (wilson@sphagnum.cygnus.com)
1955
1956 * sparc.h: Add new architecture variant sparclite; add its scan
1957 and divscc opcodes. Define ARCHITECTURES_CONFLICT_P macro.
1958
1959Tue May 5 14:23:27 1992 Per Bothner (bothner@rtl.cygnus.com)
1960
1961 * mips.h: Add some more opcode synonyms (from Frank Yellin,
1962 fy@lucid.com).
1963
1964Thu Apr 16 18:25:26 1992 Per Bothner (bothner@cygnus.com)
1965
1966 * rs6k.h: New version from IBM (Metin).
1967
1968Thu Apr 9 00:31:19 1992 Per Bothner (bothner@rtl.cygnus.com)
1969
1970 * rs6k.h: Fix incorrect extended opcode for instructions `fm'
1971 and `fd'. (From metin@ibmpa.awdpa.ibm.com (Metin G. Ozisik).)
1972
1973Tue Apr 7 13:38:47 1992 Stu Grossman (grossman at cygnus.com)
1974
1975 * rs6k.h: Move from ../../gdb/rs6k-opcode.h.
1976
1977Fri Apr 3 11:30:20 1992 Fred Fish (fnf@cygnus.com)
1978
1979 * m68k.h (one, two): Cast macro args to unsigned to suppress
1980 complaints from compiler and lint about integer overflow during
1981 shift.
1982
1983Sun Mar 29 12:22:08 1992 John Gilmore (gnu at cygnus.com)
1984
1985 * sparc.h (OP): Avoid signed overflow when shifting to high order bit.
1986
1987Fri Mar 6 00:22:38 1992 John Gilmore (gnu at cygnus.com)
1988
1989 * mips.h: Make bitfield layout depend on the HOST compiler,
1990 not on the TARGET system.
1991
1992Fri Feb 21 01:29:51 1992 K. Richard Pixley (rich@cygnus.com)
1993
1994 * i386.h: added inb, inw, outb, outw opcodes, added att syntax for
1995 scmp, slod, smov, ssca, ssto. Curtesy Minh Tran-Le
1996 <TRANLE@INTELLICORP.COM>.
1997
1998Thu Jan 30 07:31:44 1992 Steve Chamberlain (sac at rtl.cygnus.com)
1999
2000 * h8300.h: turned op_type enum into #define list
2001
2002Thu Jan 30 01:07:24 1992 John Gilmore (gnu at cygnus.com)
2003
2004 * sparc.h: Remove "cypress" architecture. Remove "fitox" and
2005 similar instructions -- they've been renamed to "fitoq", etc.
2006 REALLY fix tsubcctv. Fix "fcmpeq" and "fcmpq" which had wrong
2007 number of arguments.
2008 * h8300.h: Remove extra ; which produces compiler warning.
2009
2010Tue Jan 28 22:59:22 1992 Stu Grossman (grossman at cygnus.com)
2011
2012 * sparc.h: fix opcode for tsubcctv.
2013
2014Tue Jan 7 17:19:39 1992 K. Richard Pixley (rich at cygnus.com)
2015
2016 * sparc.h: fba and cba are now aliases for fb and cb respectively.
2017
2018Fri Dec 27 10:55:50 1991 Per Bothner (bothner at cygnus.com)
2019
2020 * sparc.h (nop): Made the 'lose' field be even tighter,
2021 so only a standard 'nop' is disassembled as a nop.
2022
2023Sun Dec 22 12:18:18 1991 Michael Tiemann (tiemann at cygnus.com)
2024
2025 * sparc.h (nop): Add RD_GO to `lose' so that only %g0 in dest is
2026 disassembled as a nop.
2027
2028Tue Dec 10 00:22:20 1991 K. Richard Pixley (rich at rtl.cygnus.com)
2029
2030 * sparc.h: fix a typo.
2031
2032Sat Nov 30 20:40:51 1991 Steve Chamberlain (sac at rtl.cygnus.com)
2033
2034 * a29k.h, arm.h, h8300.h, i386.h, i860.h, i960.h , m68k.h,
2035 m88k.h, mips.h , np1.h, ns32k.h, pn.h, pyr.h, sparc.h, tahoe.h,
2036 vax.h, ChangeLog: renamed from ../<foo>-opcode.h
2037
2038\f
2039Local Variables:
2040version-control: never
2041End: