]> git.ipfire.org Git - people/ms/u-boot.git/blame - lib_nios2/board.c
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / lib_nios2 / board.c
CommitLineData
5c952cf0
WD
1/*
2 * (C) Copyright 2003, Psyent Corporation <www.psyent.com>
3 * Scott McNutt <smcnutt@psyent.com>
4 *
5 * (C) Copyright 2000-2002
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#include <common.h>
28#include <devices.h>
29#include <watchdog.h>
30#include <net.h>
31#ifdef CONFIG_STATUS_LED
32#include <status_led.h>
33#endif
6d0f6bcf 34#if defined(CONFIG_SYS_NIOS_EPCSBASE)
1f6ce8f5
SM
35#include <nios2-epcs.h>
36#endif
5c952cf0 37
d87080b7 38DECLARE_GLOBAL_DATA_PTR;
5c952cf0
WD
39
40/*
41 * All attempts to come up with a "common" initialization sequence
42 * that works for all boards and architectures failed: some of the
43 * requirements are just _too_ different. To get rid of the resulting
44 * mess of board dependend #ifdef'ed code we now make the whole
45 * initialization sequence configurable to the user.
46 *
47 * The requirements for any new initalization function is simple: it
48 * receives a pointer to the "global data" structure as it's only
49 * argument, and returns an integer return code, where 0 means
50 * "continue" and != 0 means "fatal error, hang the system".
51 */
52
53
54extern void malloc_bin_reloc (void);
55typedef int (init_fnc_t) (void);
56
57/*
58 * Begin and End of memory area for malloc(), and current "brk"
59 */
60static ulong mem_malloc_start = 0;
61static ulong mem_malloc_end = 0;
62static ulong mem_malloc_brk = 0;
63
64/*
65 * The Malloc area is immediately below the monitor copy in RAM
66 */
67static void mem_malloc_init (void)
68{
6d0f6bcf
JCPV
69 mem_malloc_start = CONFIG_SYS_MALLOC_BASE;
70 mem_malloc_end = mem_malloc_start + CONFIG_SYS_MALLOC_LEN;
5c952cf0
WD
71 mem_malloc_brk = mem_malloc_start;
72 memset ((void *) mem_malloc_start,
73 0,
74 mem_malloc_end - mem_malloc_start);
75}
76
77void *sbrk (ptrdiff_t increment)
78{
79 ulong old = mem_malloc_brk;
80 ulong new = old + increment;
81
82 if ((new < mem_malloc_start) || (new > mem_malloc_end)) {
83 return (NULL);
84 }
85 mem_malloc_brk = new;
86 return ((void *) old);
87}
88
89
90/************************************************************************
91 * Initialization sequence *
92 ***********************************************************************/
93
94init_fnc_t *init_sequence[] = {
95
96#if defined(CONFIG_BOARD_EARLY_INIT_F)
97 board_early_init_f, /* Call board-specific init code early.*/
98#endif
6d0f6bcf 99#if defined(CONFIG_SYS_NIOS_EPCSBASE)
1f6ce8f5
SM
100 epcs_reset,
101#endif
5c952cf0
WD
102
103 env_init,
104 serial_init,
105 console_init_f,
106 display_options,
107 checkcpu,
108 checkboard,
109 NULL, /* Terminate this list */
110};
111
112
113/***********************************************************************/
114void board_init (void)
115{
5c952cf0
WD
116 bd_t *bd;
117 init_fnc_t **init_fnc_ptr;
118 char *s, *e;
119 int i;
120
121 /* Pointer is writable since we allocated a register for it.
6d0f6bcf 122 * Nios treats CONFIG_SYS_GBL_DATA_OFFSET as an address.
5c952cf0 123 */
6d0f6bcf 124 gd = (gd_t *)CONFIG_SYS_GBL_DATA_OFFSET;
5c952cf0
WD
125 /* compiler optimization barrier needed for GCC >= 3.4 */
126 __asm__ __volatile__("": : :"memory");
127
6d0f6bcf 128 memset( gd, 0, CONFIG_SYS_GBL_DATA_SIZE );
5c952cf0
WD
129
130 gd->bd = (bd_t *)(gd+1); /* At end of global data */
131 gd->baudrate = CONFIG_BAUDRATE;
132 gd->cpu_clk = CONFIG_SYS_CLK_FREQ;
133
134 bd = gd->bd;
6d0f6bcf
JCPV
135 bd->bi_memstart = CONFIG_SYS_SDRAM_BASE;
136 bd->bi_memsize = CONFIG_SYS_SDRAM_SIZE;
137 bd->bi_flashstart = CONFIG_SYS_FLASH_BASE;
138#if defined(CONFIG_SYS_SRAM_BASE) && defined(CONFIG_SYS_SRAM_SIZE)
139 bd->bi_sramstart= CONFIG_SYS_SRAM_BASE;
140 bd->bi_sramsize = CONFIG_SYS_SRAM_SIZE;
5c952cf0
WD
141#endif
142 bd->bi_baudrate = CONFIG_BAUDRATE;
143
144 for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
145 WATCHDOG_RESET ();
146 if ((*init_fnc_ptr) () != 0) {
147 hang ();
148 }
149 }
150
151 WATCHDOG_RESET ();
152 bd->bi_flashsize = flash_init();
153
154 WATCHDOG_RESET ();
155 mem_malloc_init();
156 malloc_bin_reloc();
157 env_relocate();
158
159 bd->bi_ip_addr = getenv_IPaddr ("ipaddr");
160 s = getenv ("ethaddr");
161 for (i = 0; i < 6; ++i) {
162 bd->bi_enetaddr[i] = s ? simple_strtoul (s, &e, 16) : 0;
163 if (s) s = (*e) ? e + 1 : e;
164 }
165
166 WATCHDOG_RESET ();
167 devices_init();
168 jumptable_init();
169 console_init_r();
170
171 WATCHDOG_RESET ();
172 interrupt_init ();
173
1f6ce8f5
SM
174#if defined(CONFIG_BOARD_LATE_INIT)
175 board_late_init ();
176#endif
177
5c952cf0
WD
178 /* main_loop */
179 for (;;) {
180 WATCHDOG_RESET ();
181 main_loop ();
182 }
183}
184
185
186/***********************************************************************/
187
188void hang (void)
189{
190 disable_interrupts ();
191 puts("### ERROR ### Please reset board ###\n");
192 for (;;);
193}