]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - opcodes/ChangeLog
2010-05-12 Doug Kwan <dougkwan@google.com>
[thirdparty/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
4547cb56
NC
12010-05-11 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
2
3 * arm-dis.c (thumb_opcodes): Update ldmia entry to use new %W
4 format.
5 (print_insn_thumb16): Add support for new %W format.
6
6540b386
TG
72010-05-07 Tristan Gingold <gingold@adacore.com>
8
9 * Makefile.in: Regenerate with automake 1.11.1.
10 * aclocal.m4: Ditto.
11
3e01a7fd
NC
122010-05-05 Nick Clifton <nickc@redhat.com>
13
14 * po/es.po: Updated Spanish translation.
15
9c9c98a5
NC
162010-04-22 Nick Clifton <nickc@redhat.com>
17
18 * po/opcodes.pot: Updated by the Translation project.
19 * po/vi.po: Updated Vietnamese translation.
20
f07af43e
L
212010-04-16 H.J. Lu <hongjiu.lu@intel.com>
22
23 * i386-dis.c (get_valid_dis386): Return bad_opcode on unknown
24 bits in opcode.
25
3d540e93
NC
262010-04-09 Nick Clifton <nickc@redhat.com>
27
28 * i386-dis.c (print_insn): Remove unused variable op.
29 (OP_sI): Remove unused variable mask.
30
397841b5
AM
312010-04-07 Alan Modra <amodra@gmail.com>
32
33 * configure: Regenerate.
34
cee62821
PB
352010-04-06 Peter Bergner <bergner@vnet.ibm.com>
36
37 * ppc-opc.c (RBOPT): New define.
38 ("dccci"): Enable for PPCA2. Make operands optional.
39 ("iccci"): Likewise. Do not deprecate for PPC476.
40
accf4463
NC
412010-04-02 Masaki Muranaka <monaka@monami-software.com>
42
43 * cr16-opc.c (cr16_instruction): Fix typo in comment.
44
40b36596
JM
452010-03-25 Joseph Myers <joseph@codesourcery.com>
46
47 * Makefile.am (TARGET_LIBOPCODES_CFILES): Add tic6x-dis.c.
48 * Makefile.in: Regenerate.
49 * configure.in (bfd_tic6x_arch): New.
50 * configure: Regenerate.
51 * disassemble.c (ARCH_tic6x): Define if ARCH_all.
52 (disassembler): Handle TI C6X.
53 * tic6x-dis.c: New.
54
1985c81c
MF
552010-03-24 Mike Frysinger <vapier@gentoo.org>
56
57 * bfin-dis.c (decode_regs_hi): Change REG_LH2 typo to REG_MH2.
58
f66187fd
JM
592010-03-23 Joseph Myers <joseph@codesourcery.com>
60
61 * dis-buf.c (buffer_read_memory): Give error for reading just
62 before the start of memory.
63
ce7d077e
SP
642010-03-22 Sebastian Pop <sebastian.pop@amd.com>
65 Quentin Neill <quentin.neill@amd.com>
66
67 * i386-dis.c (OP_LWP_I): Removed.
68 (reg_table): Do not use OP_LWP_I, use Iq.
69 (OP_LWPCB_E): Remove use of names16.
70 (OP_LWP_E): Same.
71 * i386-opc.tbl: Removed 16bit LWP insns. 32bit LWP insns
72 should not set the Vex.length bit.
73 * i386-tbl.h: Regenerated.
74
63d0fa4e
AM
752010-02-25 Edmar Wienskoski <edmar@freescale.com>
76
77 * ppc-dis.c (ppc_opts): Add PPC_OPCODE_E500MC for "e500mc64".
78
c060226a
NC
792010-02-24 Nick Clifton <nickc@redhat.com>
80
81 PR binutils/6773
82 * arm-dis.c (arm_opcodes): Replace <prefix>addsubx with
83 <prefix>asx. Replace <prefix>subaddx with <prefix>sax.
84 (thumb32_opcodes): Likewise.
85
ab7875de
NC
862010-02-15 Nick Clifton <nickc@redhat.com>
87
88 * po/vi.po: Updated Vietnamese translation.
89
fee1d3e8
DE
902010-02-12 Doug Evans <dje@sebabeach.org>
91
92 * lm32-opinst.c: Regenerate.
93
37ec9240
DE
942010-02-11 Doug Evans <dje@sebabeach.org>
95
9468ae89
DE
96 * cgen-dis.in (print_normal): Delete CGEN_PRINT_NORMAL.
97 (print_address): Delete CGEN_PRINT_ADDRESS.
98 * fr30-dis.c, * frv-dis.c, * ip2k-dis.c, * iq2000-dis.c,
99 * lm32-dis.c, * m32c-dis.c, * m32r-desc.c, * m32r-desc.h,
100 * m32r-dis.c, * mep-dis.c, * mt-dis.c, * openrisc-dis.c,
101 * xc16x-dis.c, * xstormy16-dis.c: Regenerate.
102
37ec9240
DE
103 * fr30-desc.c, * fr30-desc.h, * fr30-opc.c,
104 * frv-desc.c, * frv-desc.h, * frv-opc.c,
105 * ip2k-desc.c, * ip2k-desc.h, * ip2k-opc.c,
106 * iq2000-desc.c, * iq2000-desc.h, * iq2000-opc.c,
107 * lm32-desc.c, * lm32-desc.h, * lm32-opc.c, * lm32-opinst.c,
108 * m32c-desc.c, * m32c-desc.h, * m32c-opc.c,
109 * m32r-desc.c, * m32r-desc.h, * m32r-opc.c, * m32r-opinst.c,
110 * mep-desc.c, * mep-desc.h, * mep-opc.c,
111 * mt-desc.c, * mt-desc.h, * mt-opc.c,
112 * openrisc-desc.c, * openrisc-desc.h, * openrisc-opc.c,
113 * xc16x-desc.c, * xc16x-desc.h, * xc16x-opc.c,
114 * xstormy16-desc.c, * xstormy16-desc.h, * xstormy16-opc.c: Regenerate.
115
c75ef631
L
1162010-02-11 H.J. Lu <hongjiu.lu@intel.com>
117
118 * i386-dis.c: Update copyright.
119 * i386-gen.c: Likewise.
120 * i386-opc.h: Likewise.
121 * i386-opc.tbl: Likewise.
122
a683cc34
SP
1232010-02-10 Quentin Neill <quentin.neill@amd.com>
124 Sebastian Pop <sebastian.pop@amd.com>
125
126 * i386-dis.c (OP_EX_VexImmW): Reintroduced
127 function to handle 5th imm8 operand.
128 (PREFIX_VEX_3A48): Added.
129 (PREFIX_VEX_3A49): Added.
130 (VEX_W_3A48_P_2): Added.
131 (VEX_W_3A49_P_2): Added.
132 (prefix table): Added entries for PREFIX_VEX_3A48
133 and PREFIX_VEX_3A49.
134 (vex table): Added entries for VEX_W_3A48_P_2 and
135 and VEX_W_3A49_P_2.
136 * i386-gen.c (operand_type_init): Added OPERAND_TYPE_VEC_IMM4
137 for Vec_Imm4 operands.
138 * i386-opc.h (enum): Added Vec_Imm4.
139 (i386_operand_type): Added vec_imm4.
140 * i386-opc.tbl: Add entries for vpermilp[ds].
141 * i386-init.h: Regenerated.
142 * i386-tbl.h: Regenerated.
143
cdc51b07
RS
1442010-02-10 Richard Sandiford <r.sandiford@uk.ibm.com>
145
146 * ppc-dis.c (ppc_opts): Add "pwr4", "pwr5", "pwr5x", "pwr6"
147 and "pwr7". Move "a2" into alphabetical order.
148
ce3d2015
AM
1492010-02-08 Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
150
151 * ppc-dis.c (ppc_opts): Add titan entry.
152 * ppc-opc.c (TITAN, MULHW): Define.
153 (powerpc_opcodes): Support AppliedMicro Titan core (APM83xxx).
154
68339fdf
SP
1552010-02-03 Quentin Neill <quentin.neill@amd.com>
156
157 * i386-gen.c (cpu_flag_init): Rename CPU_AMDFAM15_FLAGS
158 to CPU_BDVER1_FLAGS
159 * i386-init.h: Regenerated.
160
f3d55a94
AG
1612010-02-03 Anthony Green <green@moxielogic.com>
162
163 * moxie-opc.c (moxie_form1_opc_info): Move "nop" from 0x00 to
164 0x0f, and make 0x00 an illegal instruction.
165
b0e28b39
DJ
1662010-01-29 Daniel Jacobowitz <dan@codesourcery.com>
167
168 * opcodes/arm-dis.c (struct arm_private_data): New.
169 (print_insn_coprocessor, print_insn_arm): Update to use struct
170 arm_private_data.
171 (is_mapping_symbol, get_map_sym_type): New functions.
172 (get_sym_code_type): Check the symbol's section. Do not check
173 mapping symbols.
174 (print_insn): Default to disassembling ARM mode code. Check
175 for mapping symbols separately from other symbols. Use
176 struct arm_private_data.
177
1c480963
L
1782010-01-28 H.J. Lu <hongjiu.lu@intel.com>
179
180 * i386-dis.c (EXVexWdqScalar): New.
181 (vex_scalar_w_dq_mode): Likewise.
182 (prefix_table): Update entries for PREFIX_VEX_3899,
183 PREFIX_VEX_389B, PREFIX_VEX_389D, PREFIX_VEX_389F,
184 PREFIX_VEX_38A9, PREFIX_VEX_38AB, PREFIX_VEX_38AD,
185 PREFIX_VEX_38AF, PREFIX_VEX_38B9, PREFIX_VEX_38BB,
186 PREFIX_VEX_38BD and PREFIX_VEX_38BF.
187 (intel_operand_size): Handle vex_scalar_w_dq_mode.
188 (OP_EX): Likewise.
189
539f890d
L
1902010-01-27 H.J. Lu <hongjiu.lu@intel.com>
191
192 * i386-dis.c (XMScalar): New.
193 (EXdScalar): Likewise.
194 (EXqScalar): Likewise.
195 (EXqScalarS): Likewise.
196 (VexScalar): Likewise.
197 (EXdVexScalarS): Likewise.
198 (EXqVexScalarS): Likewise.
199 (XMVexScalar): Likewise.
200 (scalar_mode): Likewise.
201 (d_scalar_mode): Likewise.
202 (d_scalar_swap_mode): Likewise.
203 (q_scalar_mode): Likewise.
204 (q_scalar_swap_mode): Likewise.
205 (vex_scalar_mode): Likewise.
206 (vex_len_table): Duplcate entries for VEX_LEN_10_P_1,
207 VEX_LEN_10_P_3, VEX_LEN_11_P_1, VEX_LEN_11_P_3, VEX_LEN_2A_P_1,
208 VEX_LEN_2A_P_3, VEX_LEN_2C_P_3, VEX_LEN_2D_P_1, VEX_LEN_2E_P_0,
209 VEX_LEN_2E_P_2, VEX_LEN_2F_P_2, VEX_LEN_51_P_1, VEX_LEN_51_P_3,
210 VEX_LEN_52_P_1, VEX_LEN_53_P_1, VEX_LEN_58_P_1, VEX_LEN_58_P_3,
211 VEX_LEN_59_P_1, VEX_LEN_5A_P_1, VEX_LEN_5A_P_3, VEX_LEN_5C_P_1,
212 VEX_LEN_5C_P_3, VEX_LEN_5D_P_1, VEX_LEN_5D_P_3, VEX_LEN_5E_P_1,
213 VEX_LEN_5E_P_3, VEX_LEN_5F_P_1, VEX_LEN_5F_P_3, VEX_LEN_6E_P_2,
214 VEX_LEN_7E_P_1, VEX_LEN_7E_P_2, VEX_LEN_D6_P_2, VEX_LEN_C2_P_1,
215 VEX_LEN_C2_P_3, VEX_LEN_3A0A_P_2 and VEX_LEN_3A0B_P_2.
216 (vex_w_table): Update entries for VEX_W_10_P_1, VEX_W_10_P_3,
217 VEX_W_11_P_1, VEX_W_11_P_3, VEX_W_2E_P_0, VEX_W_2E_P_2,
218 VEX_W_2F_P_0, VEX_W_2F_P_2, VEX_W_51_P_1, VEX_W_51_P_3,
219 VEX_W_52_P_1, VEX_W_53_P_1, VEX_W_58_P_1, VEX_W_58_P_3,
220 VEX_W_59_P_1, VEX_W_59_P_3, VEX_W_5A_P_1, VEX_W_5A_P_3,
221 VEX_W_5C_P_1, VEX_W_5C_P_3, VEX_W_5D_P_1, VEX_W_5D_P_3,
222 VEX_W_5E_P_1, VEX_W_5E_P_3, VEX_W_5F_P_1, VEX_W_5F_P_3,
223 VEX_W_7E_P_1, VEX_W_D6_P_2 VEX_W_C2_P_1, VEX_W_C2_P_3,
224 VEX_W_3A0A_P_2 and VEX_W_3A0B_P_2.
225 (intel_operand_size): Handle d_scalar_mode, d_scalar_swap_mode,
226 q_scalar_mode, q_scalar_swap_mode.
227 (OP_XMM): Handle scalar_mode.
228 (OP_EX): Handle d_scalar_mode, d_scalar_swap_mode, q_scalar_mode
229 and q_scalar_swap_mode.
230 (OP_VEX): Handle vex_scalar_mode.
231
208b4d78
L
2322010-01-24 H.J. Lu <hongjiu.lu@intel.com>
233
234 * i386-dis.c (prefix_table): Remove trailing { Bad_Opcode }.
235
448b213a
L
2362010-01-24 H.J. Lu <hongjiu.lu@intel.com>
237
238 * i386-dis.c (vex_len_table): Remove trailing { Bad_Opcode }.
239
47cf8fa0
L
2402010-01-24 H.J. Lu <hongjiu.lu@intel.com>
241
242 * i386-dis.c (prefix_table): Remove trailing { Bad_Opcode }.
243
592d1631
L
2442010-01-24 H.J. Lu <hongjiu.lu@intel.com>
245
246 * i386-dis.c (Bad_Opcode): New.
247 (bad_opcode): Likewise.
248 (dis386): Replace { "(bad)", { XX } } with { Bad_Opcode }.
249 (dis386_twobyte): Likewise.
250 (reg_table): Likewise.
251 (prefix_table): Likewise.
252 (x86_64_table): Likewise.
253 (vex_len_table): Likewise.
254 (vex_w_table): Likewise.
255 (mod_table): Likewise.
256 (rm_table): Likewise.
257 (float_reg): Likewise.
258 (reg_table): Remove trailing "(bad)" entries.
259 (prefix_table): Likewise.
260 (x86_64_table): Likewise.
261 (vex_len_table): Likewise.
262 (vex_w_table): Likewise.
263 (mod_table): Likewise.
264 (rm_table): Likewise.
265 (get_valid_dis386): Handle bytemode 0.
266
712366da
L
2672010-01-23 H.J. Lu <hongjiu.lu@intel.com>
268
269 * i386-opc.h (VEXScalar): New.
270
271 * i386-opc.tbl: Replace "Vex" with "Vex=3" on AVX scalar
272 instructions.
273 * i386-tbl.h: Regenerated.
274
706e8205 2752010-01-21 H.J. Lu <hongjiu.lu@intel.com>
73bb6729
L
276
277 * i386-dis.c (mod_table): Use FXSAVE on xsave and xrstor.
278
279 * i386-opc.tbl: Add xsave64 and xrstor64.
280 * i386-tbl.h: Regenerated.
281
99ea83aa
NC
2822010-01-20 Nick Clifton <nickc@redhat.com>
283
284 PR 11170
285 * arm-dis.c (print_arm_address): Do not ignore negative bit in PC
286 based post-indexed addressing.
287
a6461c02
SP
2882010-01-15 Sebastian Pop <sebastian.pop@amd.com>
289
290 * i386-opc.tbl: Support all the possible aliases for VPCOM* insns.
291 * i386-tbl.h: Regenerated.
292
a2a7d12c
L
2932010-01-14 H.J. Lu <hongjiu.lu@intel.com>
294
295 * i386-opc.h (VexVVVV): Replace VEX.DNS with VEX.NDS in
296 comments.
297
b9733481
L
2982010-01-14 H.J. Lu <hongjiu.lu@intel.com>
299
300 * i386-dis.c (names_mm): New.
301 (intel_names_mm): Likewise.
302 (att_names_mm): Likewise.
303 (names_xmm): Likewise.
304 (intel_names_xmm): Likewise.
305 (att_names_xmm): Likewise.
306 (names_ymm): Likewise.
307 (intel_names_ymm): Likewise.
308 (att_names_ymm): Likewise.
309 (print_insn): Set names_mm, names_xmm and names_ymm.
310 (OP_MMX): Use names_mm, names_xmm and names_ymm.
311 (OP_XMM): Likewise.
312 (OP_EM): Likewise.
313 (OP_EMC): Likewise.
314 (OP_MXC): Likewise.
315 (OP_EX): Likewise.
316 (XMM_Fixup): Likewise.
317 (OP_VEX): Likewise.
318 (OP_EX_VexReg): Likewise.
319 (OP_Vex_2src): Likewise.
320 (OP_Vex_2src_1): Likewise.
321 (OP_Vex_2src_2): Likewise.
322 (OP_REG_VexI4): Likewise.
323
5e6718e4
L
3242010-01-13 H.J. Lu <hongjiu.lu@intel.com>
325
326 * i386-dis.c (print_insn): Update comments.
327
d869730d
L
3282010-01-12 H.J. Lu <hongjiu.lu@intel.com>
329
330 * i386-dis.c (rex_original): Removed.
331 (ckprefix): Remove rex_original.
332 (print_insn): Update comments.
333
3725885a
RW
3342010-01-09 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
335
336 * Makefile.in: Regenerate.
337 * configure: Regenerate.
338
b7cd1872
DE
3392010-01-07 Doug Evans <dje@sebabeach.org>
340
341 * cgen-ibld.in (insert_normal, extract_normal): Minor cleanup.
342 * fr30-ibld.c, * frv-ibld.c, * ip2k-ibld.c, * iq2000-ibld.c,
343 * lm32-ibld.c, * m32c-ibld.c, * m32r-ibld.c, * mep-ibld.c,
344 * mt-ibld.c, * openrisc-ibld.c, * xc16x-ibld.c,
345 * xstormy16-ibld.c: Regenerate.
346
69dd9865
SP
3472010-01-06 Quentin Neill <quentin.neill@amd.com>
348
349 * i386-gen.c (cpu_flag_init): Add new CPU_AMDFAM15_FLAGS.
350 * i386-init.h: Regenerated.
351
e3e535bc
NC
3522010-01-06 Daniel Gutson <dgutson@codesourcery.com>
353
354 * arm-dis.c (print_insn): Fixed search for next symbol and data
355 dumping condition, and the initial mapping symbol state.
356
fe8afbc4
DE
3572010-01-05 Doug Evans <dje@sebabeach.org>
358
359 * cgen-ibld.in: #include "cgen/basic-modes.h".
360 * fr30-ibld.c, * frv-ibld.c, * ip2k-ibld.c, * iq2000-ibld.c,
361 * lm32-ibld.c, * m32c-ibld.c, * m32r-ibld.c, * mep-ibld.c,
362 * mt-ibld.c, * openrisc-ibld.c, * xc16x-ibld.c,
363 * xstormy16-ibld.c: Regenerate.
364
2edcd244
NC
3652010-01-04 Nick Clifton <nickc@redhat.com>
366
367 PR 11123
368 * arm-dis.c (print_insn_coprocessor): Initialise value.
369
0dc93057
AM
3702010-01-04 Edmar Wienskoski <edmar@freescale.com>
371
372 * ppc-dis.c (ppc_opts): Add entry for "e500mc64".
373
05994f45
DE
3742010-01-02 Doug Evans <dje@sebabeach.org>
375
376 * cgen-asm.in: Update copyright year.
377 * cgen-dis.in: Update copyright year.
378 * cgen-ibld.in: Update copyright year.
379 * fr30-asm.c, * fr30-desc.c, * fr30-desc.h, * fr30-dis.c,
380 * fr30-ibld.c, * fr30-opc.c, * fr30-opc.h, * frv-asm.c, * frv-desc.c,
381 * frv-desc.h, * frv-dis.c, * frv-ibld.c, * frv-opc.c, * frv-opc.h,
382 * ip2k-asm.c, * ip2k-desc.c, * ip2k-desc.h, * ip2k-dis.c,
383 * ip2k-ibld.c, * ip2k-opc.c, * ip2k-opc.h, * iq2000-asm.c,
384 * iq2000-desc.c, * iq2000-desc.h, * iq2000-dis.c, * iq2000-ibld.c,
385 * iq2000-opc.c, * iq2000-opc.h, * lm32-asm.c, * lm32-desc.c,
386 * lm32-desc.h, * lm32-dis.c, * lm32-ibld.c, * lm32-opc.c, * lm32-opc.h,
387 * lm32-opinst.c, * m32c-asm.c, * m32c-desc.c, * m32c-desc.h,
388 * m32c-dis.c, * m32c-ibld.c, * m32c-opc.c, * m32c-opc.h, * m32r-asm.c,
389 * m32r-desc.c, * m32r-desc.h, * m32r-dis.c, * m32r-ibld.c,
390 * m32r-opc.c, * m32r-opc.h, * m32r-opinst.c, * mep-asm.c, * mep-desc.c,
391 * mep-desc.h, * mep-dis.c, * mep-ibld.c, * mep-opc.c, * mep-opc.h,
392 * mt-asm.c, * mt-desc.c, * mt-desc.h, * mt-dis.c, * mt-ibld.c,
393 * mt-opc.c, * mt-opc.h, * openrisc-asm.c, * openrisc-desc.c,
394 * openrisc-desc.h, * openrisc-dis.c, * openrisc-ibld.c,
395 * openrisc-opc.c, * openrisc-opc.h, * xc16x-asm.c, * xc16x-desc.c,
396 * xc16x-desc.h, * xc16x-dis.c, * xc16x-ibld.c, * xc16x-opc.c,
397 * xc16x-opc.h, * xstormy16-asm.c, * xstormy16-desc.c,
398 * xstormy16-desc.h, * xstormy16-dis.c, * xstormy16-ibld.c,
399 * xstormy16-opc.c, * xstormy16-opc.h: Regenerate.
2426c15f 400
43ecc30f 401For older changes see ChangeLog-2009
252b5132
RH
402\f
403Local Variables:
2f6d2f85
NC
404mode: change-log
405left-margin: 8
406fill-column: 74
252b5132
RH
407version-control: never
408End: