]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - sim/frv/registers.h
sim/frv/
[thirdparty/binutils-gdb.git] / sim / frv / registers.h
CommitLineData
b34f6357
DB
1/* Register definitions for the FRV simulator
2 Copyright (C) 2000 Free Software Foundation, Inc.
3 Contributed by Red Hat.
4
5This file is part of the GNU Simulators.
6
7This program is free software; you can redistribute it and/or modify
8it under the terms of the GNU General Public License as published by
9the Free Software Foundation; either version 2, or (at your option)
10any later version.
11
12This program is distributed in the hope that it will be useful,
13but WITHOUT ANY WARRANTY; without even the implied warranty of
14MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15GNU General Public License for more details.
16
17You should have received a copy of the GNU General Public License along
18with this program; if not, write to the Free Software Foundation, Inc.,
1959 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
20
21#ifndef REGISTERS_H
22#define REGISTERS_H
23
24#define FRV_MAX_GR 64
25#define FRV_MAX_FR 64
26#define FRV_MAX_CPR 64
27#define FRV_MAX_SPR 4096
28
29/* Register init, reset values and read_only masks. */
30typedef struct
31{
32 USI init_value; /* initial value */
33 USI reset_value; /* value for software reset */
34 USI reset_mask; /* bits which are reset */
35 USI read_only_mask; /* bits which are read-only */
36 char implemented; /* 1==register is implemented */
37 char supervisor; /* 1==register is supervisor-only */
38} FRV_SPR_CONTROL_INFO;
39
40typedef struct
41{
42 int fr; /* FR registers implemented */
43 int cpr; /* coprocessor registers implemented */
44 FRV_SPR_CONTROL_INFO *spr; /* SPR implementation details */
45} FRV_REGISTER_CONTROL;
46
47void frv_register_control_init (SIM_CPU *);
48void frv_initialize_spr (SIM_CPU *);
49void frv_reset_spr (SIM_CPU *);
50
51void frv_check_spr_access (SIM_CPU *, UINT);
52
53void frv_fr_registers_available (SIM_CPU *, int *, int *);
54void frv_gr_registers_available (SIM_CPU *, int *, int *);
55int frv_check_register_access (SIM_CPU *, SI, int, int);
56int frv_check_gr_access (SIM_CPU *, SI);
57int frv_check_fr_access (SIM_CPU *, SI);
58
59#endif /* REGISTERS_H */